## Appendix D - Data Sheets Of Key Components

- MTRX192L Optical receiver Module

Application Note on feedback loop

- PT422x DC-DC Converter Power Trends (TI)

Application Note on remote control and voltage adjustment

- MC78L08
- MAX525
- ADS7841
- LM4051
- LM61
- MAX 487
- OPA241
- MAX407

Linear 8volt regulator
Digital to Analog Converter
Analog to Digital Converter
Voltage reference diode
Temperature sensor
RS422 Transceiver
Operational Amplifier
Operational Amplifier

ON semiconductor
Maxim
Burr Brown Products (TI)
National Semiconductor
National Semiconductor
Maxim
Burr Brown (TI)
Maxim

## MTRX192L

High performance optical receiver module including an output limiting amplifier for $10 \mathrm{~Gb} / \mathrm{s}$ system applications. Applicable to $12.5 \mathrm{~Gb} / \mathrm{s}$.

## Preliminary Datasheet

## Features:

- MTRX192L: Optical receiver module including PIN diode, low noise TIA and limiting amplifier.
- Low power consumption.
- Data output interface either with coaxial connector or by soldering the RF feed through pin to the circuit board directly.
- Choice of output coaxial connector among: $\mathrm{GPO}^{\odot}$ connector, $\mathrm{K}^{\ominus}$-connector, or SMA connector.
- Non-inverted, single-end AC-couple output. (Package version with differential outputs available.)

- Choice of input optical connector of such as ST, FC-PC, etc.
- Operational Temperature: $-20^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$.

Note: GPO is the trademark of Gilbert Engineer Co., Inc. K-connector is the trademark of Anritsu/Wiltron.

## Performance Specifications:

| Parameters | Unit | Min | Typ | Max | Comments/Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Receiver sensitivity | dBm | - | -20 | -19 | $10 \mathrm{~Gb} / \mathrm{s} . \mathrm{BER}$ at $1 \times 10^{-10} . \lambda=1.5 \mathrm{~mm}$ |
| Maximum operational optical input power | dBm | 0 | - | - | $\lambda=1.5 \mu \mathrm{~m} ;$ error free operation |
| PIN responsivity | $\mathrm{A} / \mathrm{W}$ | 0.75 | $>0.8$ | - | $\lambda=1.5 \mu \mathrm{~m}$ |
| TIA transimpedance gain | $\Omega$ | 1 K | 1.2 K | - | Small signal gain |
| TIA 3dB Bandwidth | GHz | 8 | 9 | - | Small signal frequency response |
| Receiver low frequency cutoff (3dB) | kHz | - | $<50$ | 100 | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| TIA transfer function phase linearity deviation | degree | - | $<10$ | 20 | $(100 \mathrm{kHz}$ to 8 GHz$)$ |
| TIA transfer function amplitude peaking | dB | - | $<1$ | 1.5 | $(100 \mathrm{kHz}$ to 9 GHz$)$ |
| Input optical reflectance | dB | - | $<-40$ | -30 | For $\lambda=1.3 \mu \mathrm{~m}$ and $1.5 \mu \mathrm{~m} ;$ excluding <br> reflection from optical connector. |
| Output Rise and Fall Time | ps | - | $<40$ | - | $10 \%-90 \%$ |
| Total Power consumption | mW | - | - | 750 |  |

## Preliminary Datasheet

DC Characteristics (MTRX192L):

| Parameters | Unit | Min | Typ | Max | Current <br> $(\mathrm{mA} ;$ Max $)$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| PIN diode bias (Note-1) | V | +4.75 | +5 | +15 | - |
| Positive receiver module bias | V | +3.0 | +3.3 | +3.6 | 110 |
| Negative receiver module bias | V | -2.2 | -2.0 | -1.8 | 160 |

Note-1. All tests were performed with 5 V reverse bias for the PIN photo diode. Increasing the PIN reverse bias to 10 V will, in general, enhance the receiver sensitivity slightly.



| Pin Descriptions |  |
| :---: | :---: |
| Pin Number | MTRX192L |
| 1 | GND |
| 2 | V_PIN |
| 3 | -2.2 V |
| 4 | GND |
| 5 | -2.2 V |
| 6 | NC |
| 7 | V_mon |
| 8 | V_ref |
| 9 | GND |
| 10 | +3.3 V |
| 11 | NC |
| 12 | GND |


| Dimensions |  |  |
| :---: | :---: | :---: |
| Unit | Inch | mm |
| A | $0.192 \pm 0.004$ | $4.88 \pm 0.10$ |
| B | $0.120 \pm 0.004$ | $3.05 \pm 0.10$ |
| C | $0.230 \pm 0.004$ | $5.84 \pm 0.10$ |
| D | $0.140 \pm 0.004$ | $3.05 \pm 0.10$ |
| E | $0.795 \pm 0.010$ | $3.56 \pm 0.25$ |
| F | $0.184 \pm 0.005$ | $4.67 \pm 0.13$ |
| g | $0.229 \pm 0.010$ | $5.82 \pm 0.25$ |
| H | $0.300 \pm 0.005$ | $7.62 \pm 0.13$ |
| L | $0.700 \pm 0.004$ | $17.78 \pm 0.10$ |
| m | $0.050 \pm 0.005$ | $1.27 \pm 0.13$ |
| P | $0.100 \pm 0.005$ | $2.54 \pm 0.13$ |
| W | $0.660 \pm 0.004$ | $16.76 \pm 0.10$ |

Liang D. Tzeng
Multiplex, Inc. 115 Corporate Blvd. South Plainfield, NJ 07080

# Application notes for MTRX192L optical receiver and the MTRX192L test board 

## I. The limiting amplifier

The MTRX192L is a high performance optical receiver module that includes a PIN photo diode, a low noise transimpedance amplifier (TIA), and an output limiting amplifier. As shown schematically in Figure 1 , while the TIA requires +3.3 V and $-2 \mathrm{~V}^{*}$ supplies, the limiting amplifier is biased with a single -2 V supply. The signal output from the TIA is AC coupled to the limiting amplifier. Although the limiting amplifier generates differential outputs, for MTRX192L, one of the outputs ( Q -bar) is terminated inside the receiver module. Multiplex is currently developing a version of module package that will bring out both of the differential outputs from the limiting amplifier.

The limiting amplifier is essentially a high speed, high sensitivity digital device that will "quantize" the analog signal coming from the TIA. In general, the TIA is a linear, analog circuit with its output carries both the signal and noise characteristics of the detection subsystem. As illustrated in Figure 2, when using an AGC (automatic gain control circuit) as the post-amplifier following the TIA, the output from the AGC should maintain a similar signal and noise characteristics to that of the output from the TIA. As a consequence, a decision circuit is therefore needed to "regenerate" a well defined " 1 " or " 0 " binary data stream.

When a limiting amplifier, such as the one incorporated inside the MTRX192L, is used as the post-amplifier, there is, however, a subtle difference in the data regenerating process of the receiver subsystem. Statistically, there are always noise distributions associated with the output from the TIA, for both data level of " 1 " and " 0 ". Since the limiting amplifier is a "quantizer" (or

[^0]a "comparator"), the output from the limiting amplifier is always at a well-defined level of " 1 " or " 0 ". It is obvious that the data regenerating "decision" process would have to have occurred inside the limiting amplifier. Therefore, such a limiting amplifier is equivalent to a un-clock decision circuit.

Having accept this "quantization" effect of the limiting amplifier, one would have to pay close attention to the stability issue of the "input reference voltage" ( $V \_r e f$ ), upon which the limiting amplifier will eventually "decide" whether the input data is " 1 " or "0". Needless to say, this input reference voltage stability is especially important at small signal conditions, such as during the BER measurement process. Changes in the system's operating conditions, such as the power supply voltage variations, operating temperature variations, etc. will affect the optimum $V \_r e f$ value. To minimize the effect associated with the variation of this input voltage reference, we have incorporated a feedback control circuit in the MTRX192L test board.

## II. Feed-back control through V_mon and V_ref

The limiting amplifier is designed with DCFL (direct couple FET logic) circuit topology. Changing the $V_{-} r e f$ value will, in general, affect the output eye crossing level (or, equivalently affect the output duty-cycle). This phenomenon can be utilized to generate a monitoring signal ( $V \_m o n$ ) at the output of the limiting amplifier. The task then is to keep this $V_{-} m o n$ to a predetermined value ( $V_{-} s e t$ ) by adjusting the $V_{-} r e f$ value through an analog feedback loop (as illustrated in Figure 1.)

For MTRX192L, the $V_{-}$mon monitoring signal is generated by integrating the unused output port of the limiting amplifier. In this way, small changes in the output pulse shape can be detected easily. There are, however, drawbacks in generating the monitoring signal using the output from the limiting amplifiers. For example, the variation in the supply voltage of the limiting amplifier ( -2 V ) and the operating temperature will both have some effects on the output signal pulse height (peak-to-peak level). Therefore, a certain degree of compensation on this monitoring signal is needed.

Figure 3 schematically shows a simple feedback control circuit, which is included in the MTRX192L test board and consists of mainly a quad operational amplifier and a temperature sensor. The operation of this circuit can be briefly described as following:

Q2 generates the power supply correction factor for the monitoring signal. This correction factor is then added to a pre-determined voltage value $\left(V_{-} s e t\right)$ at Q 3 . The $V_{-}$set can be generated
either digitally through a D/A converter on the system circuit board, or, as indicated in the inset (a) of Figure 3, through a linear variable resistor. On the MTRX192L test board, this variable resistor is mounted on the top surface of the test board. The $V_{-}$set value can be measured by probing on the test board as indicated in Figure 4.

The main purpose of Q3 is to generate the "appropriate" comparison voltage for $V \_m o n$ by taking into account both the power supply correction factor and the temperature correction factor. In the MTRX192L test board, the temperature correction factor is generated through a temperature sensor (National semiconductor LM61 with an output scale factor of $10 \mathrm{mV} /^{\circ} \mathrm{C}$ ), as shown in the inset (b) of Figure 3. The $V$ _mon value from the receiver module is re-calculated in Q1 by referencing to the supply voltage of the limiting amplifier. Finally, Q4 compares this recalculated $V_{-}$mon value to the corrected $V_{-}$set value and generates an output for the input reference voltage, $V_{-} r e f$, to the limiting amplifier.
III. MTRX192L test board

The MTRX192L test board is fabricated for the purpose of evaluation and testing of the MTRX192L receivers. The needed power supplies $(+5 \mathrm{~V},+3.3 \mathrm{~V}$ and $-2 \mathrm{~V})$ are fed through the EMI filters as illustrated in Figure 4. The receiver pins are mounted on a pair of clamp fixtures (the first pair of clamp pins toward the fiber pig-tail direction is not used.) A linear variable resistor ( $10 \mathrm{k} \Omega$, multi-turns) is mounted on the top of the test board for the adjustment of the $V_{-}$set value. Upon shipment, this variable resistor has been adjusted to a nominal position. Users may adjust this $V_{-}$set value to optimize the BER performance.

This adjustable $V_{-}$set configuration is similar to the traditional adjustable decision threshold and can be very useful in systems (such as DWDM systems) where different communication channels come with different noise and pulse shape characteristics. When the $V_{-}$set value is generated with the system firmware, the receiver sensitivity for each channel can be individually optimized through the system software interface.


Figure 2


Figure 3


## Features

－10W Output Power
－Input Voltage： 36 V to 75 V
－ 1500 VDC Isolation
－Temp Range：$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
－Remote On／Off Control
－Adjustable Output Voltage
－Undervoltage Lockout
－Current Limit
－Short－Circuit Protection
－Low－Profile Package（8mm）
－Solderable Copper Case

## Description

Power Trends＇PT4220 is a new series of isolated DC－DC Converters housed in an ultra－low profile（ 8 mm ）solderable copper case．They employ a state－of－the－art high frequency switch mode topology，and are available in either a through－hole or surface－mount package．They are designed for Telecom，Datacom，Industrial，Com－ puter，Medical，and other distributed power applications requiring input－to－output isola－ tion over an industrial temperature range．

Standard Application


Specifications

| Characteristics （ $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ unless noted） | Symbols | Conditions | PT4220 SERIES |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Output Current | $\mathrm{I}_{0}$ | $\begin{array}{ll}\text { Over } V_{\text {in }} \text { range } & \\ & \mathrm{V}_{\mathrm{o}} \leq 3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{o}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{o}}=12 \mathrm{~V}\end{array}$ | $\begin{aligned} & \hline 0.1(1) \\ & 0.1 \text { (1) } \\ & 0.1 \text { (1) } \end{aligned}$ | — | $\begin{aligned} & \hline 3.0 \\ & 2.0 \\ & 0.85 \\ & \hline \end{aligned}$ | A |
| Short Circuit Current | $\mathrm{I}_{\text {sc }}$ | $\begin{array}{ll} \mathrm{V}_{\text {in }}=48 \mathrm{~V} & \mathrm{~V}_{\mathrm{o}} \leq 3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{o}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{o}}=12.0 \mathrm{~V} \end{array}$ | 二 | $\begin{aligned} & \hline 5.0 \\ & 4.0 \\ & 2.0 \\ & \hline \end{aligned}$ | 二 | A |
| Input Voltage Range | $V_{\text {in }}$ | $\mathrm{I}_{0}=0.1$ to $\mathrm{I}_{0} \max$ | 36.0 | 48.0 | 75.0 | V |
| Set－Point Tolerance | $\mathrm{V}_{\mathrm{o}}$ tol | $\mathrm{V}_{\text {in }}=48 \mathrm{~V}, \mathrm{I}_{0}=\mathrm{I}_{0}$ max | － | $\pm 1.0$ | $\pm 2.0$ | \％Vo |
| Line Regulation | Regline | Over $\mathrm{V}_{\text {in }}$ range＠max $\mathrm{I}_{0}$ | － | $\pm 1$ | $\pm 15$ | mV |
| Load Regulation | Reg ${ }_{\text {load }}$ | $10 \%$ to $100 \%$ of $\mathrm{I}_{0}$ max | － | $\pm 5$ | $\pm 20$ | mV |
| $\mathrm{V}_{\mathrm{o}}$ Temperature Variation | Regtemp | $\begin{aligned} & \mathrm{V}_{\text {in }}=48 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=\mathrm{I}_{\mathrm{o}} \max \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | － | $\pm 0.3$ | － | \％ $\mathrm{V}_{\text {o }}$ |
| $\mathrm{V}_{0}$ Ripple／Noise | $\mathrm{V}_{\mathrm{n}}$ | $\begin{array}{ll}\mathrm{V}_{\text {in }}=48 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=\mathrm{I}_{0} \max & \begin{array}{l}\mathrm{V}_{\mathrm{o}} \leq 5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{o}}=12 \mathrm{~V}\end{array}\end{array}$ | 二 | $\begin{aligned} & \hline 50 \\ & 100 \\ & \hline \end{aligned}$ | 二 | mV pp |
| Transient Response （no output capacitor） | $\mathrm{t}_{\text {tr }}$ | $50 \%$ load change <br> $\mathrm{V}_{\mathrm{o}}$ over／undershoot $\begin{array}{l}\mathrm{V}_{\mathrm{o}} \leq 5 \mathrm{~V} \\ \mathrm{~V}_{0}=12 \mathrm{~V}\end{array}$ | － | $\begin{aligned} & 75 \\ & 150 \\ & 250 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mu \mathrm{Sec} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \hline \end{aligned}$ |
| Efficiency | $\eta$ | $\begin{array}{ll} \mathrm{V}_{\text {in }}=48 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=\mathrm{I}_{\mathrm{o}} \max & \mathrm{~V}_{\mathrm{o}}=1.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{o}}=1.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{o}}=2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{o}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{o}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{o}}=12.0 \mathrm{~V} \\ \hline \end{array}$ | 二 － | $\begin{aligned} & 71 \\ & 73 \\ & 78 \\ & 81 \\ & 85 \\ & 87 \\ & \hline \end{aligned}$ | 二 | \％ |
| Switching Frequency | $f_{0}$ | Over $V_{\text {in }}$ and $I_{0}$ | 250 | 300 | 350 | kHz |
| Maximum Operating Temperature Range | Ta | Over $V_{\text {in }}$ range | －40 | － | ＋85（2） | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {s }}$ | － | －40 | － | 110 | ${ }^{\circ} \mathrm{C}$ |
| Reliability | MTBF | Per Bellcore TR－332 <br> $50 \%$ Stress， $40^{\circ} \mathrm{C}$ ，ground benign | 4.7 | － | － | $10^{6} \mathrm{Hrs}$ |
| Mechanical Shock | － | Per Mil－STD－202F，Method 213B， 6 mS ，Half－sine，mounted to a PCB | － | TBD | － | G＇s |
| Mechanical Vibration | － | $\begin{aligned} & \text { Per Mil-STD-202F, Method 204D, } \\ & 10-500 \mathrm{~Hz} \text {, Soldered in a PCB } \end{aligned}$ | － | TBD | － | G＇s |
| Weight | － |  | － | 20 | － | grams |
| Isolation Capacitance Resistance | 二 | Input－output／Input－case | $\begin{aligned} & 1500 \\ & \overline{10} \\ & \hline \end{aligned}$ | $\underline{1100}$ | － | $\begin{aligned} & \mathrm{V} \\ & \mathrm{pF} \\ & \mathrm{M} \Omega \end{aligned}$ |
| Flammability | － | Materials meet UL 94V－0 |  |  |  |  |
| Remote On／Off | $\begin{aligned} & \mathrm{On}^{(3)} \\ & \text { Off } \\ & \hline \end{aligned}$ | Referenced to $-V_{\text {in }}$ | $4.5$ | － | $\overline{0.8}$ | V |

Notes：（1）The converter will operate down to no load with reduced specifications．
（2）See SOA curves or contact the factory for appropriate derating．
（3）Pin 1 has an internal pull－up and may be driven from an open－collector device．If left open，the converter will operate when input power is applied．The maximum voltage that may be applied to Pin 1 is 20 V ．

10 Watt Low -Profile 48V Input Isolated DC-DC Converter


Note A: All Characteristic data in the above graphs has been developed from actual products tested at $25^{\circ} \mathrm{C}$. This data is considered typical data for the converter. Note B: SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.

## Adjusting the Output Voltage of the 10W Excalibur ${ }^{T M}$ Series of Isolated DC-DC Converters

The factory pre-set output voltage of Power Trends' 10W Excalibur series of isolated DC-DC converters may be adjusted over a narrow range. This is accomplished with the addition of a single external resistor. For the input voltage range specified in the data sheet, Table 1 gives the allowable adjustment range for each model as $V_{o}(\mathrm{~min})$ and $V_{o}$ (max).

Adjust Up: An increase in the output voltage is obtained by adding a resistor, $\mathrm{R}_{2}$ between pin 10 ( $\mathrm{V}_{\mathrm{o}}$ adjust), and pins 6 \& 7 ( $-V_{\text {out }}$ ).

Adjust Down: Add a resistor $\left(\mathrm{R}_{1}\right)$, between pin 10 ( $\mathrm{V}_{\mathrm{o}}$ adjust) and pins $8 \& 9\left(+V_{\text {out }}\right)$.

Refer to Figure 1 and Table 2 for both the placement and value of the required resistor, $\left(\mathrm{R}_{1}\right)$ or $\mathrm{R}_{2}$.

Notes:

Table 1
DC-DC CONVERTER ADJUSTMENT RANGE AND FORMULA PARAMETERS

| Series Pt \# |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24 V Bus | PT4246 | PT4241 | PT4245 | PT4242 | PT4243 | PT4244 |
| 48 V Bus | PT4226 | PT4221 | PT4225 | PT4222 | PT4223 | PT4224 |
| $\mathrm{V}_{0}(\mathrm{nom})$ | 1.5 V | 1.8 V | 2.5 V | 3.3 V | 5.0 V | 12.0 V |
| $\mathrm{Vo}_{0}(\mathrm{~min})$ | 1.45 V | 1.7 V | 2.25 V | 2.95 V | 4.5 V | 10.8 V |
| $\mathrm{Vo}_{0}(\mathrm{max})$ | 1.65 V | 1.98 V | 2.75 V | 3.65 V | 5.5 V | 13.2 V |
| $\mathrm{R}_{\mathrm{S}}(\mathrm{k} \boldsymbol{\Omega})$ | 243.0 | 243.0 | 187.0 | 187.0 | 110.0 | 49.9 |

Figure 1


## Application Notes coninesed

Table 2
DC-DC CONVERTER ADJUSTMENT RESISTOR VALUES

| Series Pt \# |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 24V Bus | PT4246 | PT4241 | PT4245 | PT4242 |
| 48 V Bus | PT4226 | PT4221 | PT4225 | PT4222 |
| $V_{0}$ (nom) | 1.5 V | 1.8 V | 2.5 V | 3.3 V |
| $\mathrm{V}_{\mathrm{a}}\left(\mathrm{req}{ }^{\prime} \mathrm{d}\right)$ |  |  |  |  |
| 1.45 | (9.9) $\mathrm{k} \Omega$ |  |  |  |
| 1.5 |  |  |  |  |
| 1.55 | $1130.0 \mathrm{k} \Omega$ |  |  |  |
| 1.6 | $445.0 \mathrm{k} \Omega$ |  |  |  |
| 1.65 | $216.0 \mathrm{k} \Omega$ |  |  |  |
| 1.7 |  | (23.9) $\mathrm{k} \Omega$ |  |  |
| 1.75 |  | (347.0) $\mathrm{k} \Omega$ |  |  |
| 1.8 |  |  |  |  |
| 1.85 |  | $1130.0 \mathrm{k} \Omega$ |  |  |
| 1.9 |  | $445.0 \mathrm{k} \Omega$ |  |  |
| 1.95 |  | $216.0 \mathrm{k} \Omega$ |  |  |
| 2.25 |  |  | (43.4)k $\Omega$ |  |
| 2.3 |  |  | (115.0)k $\Omega$ |  |
| 2.35 |  |  | (235.0)k k |  |
| 2.4 |  |  | (473.0)k k , |  |
| 2.45 |  |  | (1190.0)k k |  |
| 2.5 |  |  |  |  |
| 2.55 |  |  | $1190.0 \mathrm{k} \Omega$ |  |
| 2.6 |  |  | $501.0 \mathrm{k} \Omega$ |  |
| 2.65 |  |  | $272.0 \mathrm{k} \Omega$ |  |
| 2.7 |  |  | $157.0 \mathrm{k} \Omega$ |  |
| 2.75 |  |  | $88.4 \mathrm{k} \Omega$ |  |
| 2.95 |  |  |  | (90.0) $\mathrm{k} \Omega$ |
| 3.0 |  |  |  | (146.0) $\mathrm{k} \Omega$ |
| 3.05 |  |  |  | (223.0) $\mathrm{k} \Omega$ |
| 3.1 |  |  |  | (340.0) $\mathrm{k} \Omega$ |
| 3.15 |  |  |  | (534.0) $\mathrm{k} \Omega$ |
| 3.2 |  |  |  | (923.0) $\mathrm{k} \Omega$ |
| 3.25 |  |  |  | (2090.0) $\mathrm{k} \Omega$ |
| 3.3 |  |  |  |  |
| 3.35 |  |  |  | $1190.0 \mathrm{k} \Omega$ |
| 3.4 |  |  |  | $501.0 \mathrm{k} \Omega$ |
| 3.45 |  |  |  | $272.0 \mathrm{k} \Omega$ |
| 3.5 |  |  |  | $157.0 \mathrm{k} \Omega$ |
| 3.55 |  |  |  | $88.4 \mathrm{k} \Omega$ |
| 3.6 |  |  |  | $42.5 \mathrm{k} \Omega$ |
| 3.65 |  |  |  | $9.7 \mathrm{k} \Omega$ |
| $\mathrm{R} 1=(\mathrm{B}$ | R2 | Black |  |  |


|  | PT4243 | PT4244 |
| :--- | :---: | :---: |
|  | PT4223 | PT4224 |
| 5.0 V |  |  |
| $\mathrm{~V}_{\mathrm{a}}$ (req'd) | 12.0 V |  |
| 4.5 | $(258.0) \mathrm{k} \Omega$ |  |
| 4.6 | $(364.0) \mathrm{k} \Omega$ |  |
| 4.7 | $(541.0) \mathrm{k} \Omega$ |  |
| 4.8 | $(895.0) \mathrm{k} \Omega$ |  |
| 4.9 | $(1960.0) \mathrm{k} \Omega$ |  |
| 5.0 |  |  |
| 5.1 | $578.0 \mathrm{k} \Omega$ |  |
| 5.2 | $234.0 \mathrm{k} \Omega$ |  |
| 5.3 | $119.0 \mathrm{k} \Omega$ |  |
| 5.4 | $62.1 \mathrm{k} \Omega$ |  |
| 5.5 | $27.7 \mathrm{k} \Omega$ |  |
| 10.8 |  | $(399.0) \mathrm{k} \Omega$ |
| 11.0 |  | $(499.0) \mathrm{k} \Omega$ |
| 11.5 |  |  |
| 12.0 |  | $87.8 \mathrm{k} \Omega$ |
| 12.5 |  | $18.9 \mathrm{k} \Omega$ |
| 13.0 |  |  |
| 13.2 |  |  |

Using the Inhibit Function on the PT4220/4240 Isolated 10W Excalibur ${ }^{\text {TM }}$ DC/DC Converters

Applications requiring output voltage On/Off control, the PT4220/4240 DC/DC converter series incorporates a "Remote On/Off" control (pin 1). This feature can be used when there is a requirement for the module to be switched off without removing the applied input source voltage.
The converter functions normally with Pin 1 open-circuit, providing a regulated output voltage when a valid source voltage is applied to $+V_{\text {in }}(\operatorname{pin} 5)$, with respect to $-V_{\text {in }}$ (pin 3). When a low-level 1 ground signal is applied to pin 1 , the converter output will be turned off.
Figure 1 shows an application schematic, which details the typical use of the Remote On/Off function. Note the discrete transistor (Q1). The control pin has its own internal pull-up, allowing the pin to be controlled with an open-collector or open-drain device (See notes $2 \& 3$ ). Table 1 gives the threshold requirements.
When placed in the "Off" state, the standby current drawn from the input source is typically reduced to less than 1 mA .

Table 1; Pin 1 Remote On/Off Control Parameters ${ }^{1}$

| Parameter | Min | Typ | Max |
| :--- | :---: | :---: | :---: |
| Enable (VIH) | 4.5 V | - | - |
| Disable (VIL) | - | - | 0.8 V |
| V on [Open-Circuit] |  | 5.0 V |  |
| Ioff [pin 1 at $\left.-\mathrm{V}_{\mathrm{in}}\right]$ | - | - | -0.5 mA |

## Notes:

1. The Remote On/Off control uses $-V_{\text {in }}$ (pin 3 ) as its ground reference. All voltages specified are with respect to $-V_{i n}$.
2. Use an open-collector device (preferably a discrete transistor) for the Remote On/Off input. A pull-up resistor is not necessary. To disable the output voltage, the control pin should be pulled low to less than +0.8 VDC .
3. The Remote On/Off pin may be controlled with devices that have a totem-pole output. This is provided the drive voltage meets the threshold requirements in Table 1. Do not apply more than +20 V . If a TTL gate is used, a pull-up resistor may be required to the logic supply voltage.
4. The PT4220/4240 converters incorporate an "UnderVoltage Lockout" (UVLO). The UVLO will override pin 1, and keep the module off when the input voltage to the converter is low. Table 2 gives the UVLO input voltage thresholds.

## Table 2; UVLO Thresholds ${ }^{4}$

| Series | Vin Range | UVLO Threshold |
| :--- | :---: | :---: |
| PT4220 | $36-75 \mathrm{~V}$ | $32 \mathrm{~V} \pm 2 \mathrm{~V}$ |
| PT4240 | $18-36 \mathrm{~V}$ | TBD |

Figure 1


Turn-On Time: In the circuit of Figure 1, turning $\mathrm{Q}_{1}$ on applies a low-voltage to pin 1 and disables the converter output. Correspondingly, turning $\mathrm{Q}_{1}$ off allows pin 1 to be pulled high by an internal pull-up resistor. The converter produces a regulated output voltage within 60 milli-secs. Although the rise-time of the output is short ( $<5 \mathrm{~ms}$ ), the delay time will vary between 0 and 55 ms depending upon the input voltage and the module's internal timing. Figure 2 shows shows an example of the output response for a PT4223 (5.0V), following the turn-off of $\mathrm{Q}_{1}$ at time $\mathrm{t}=0$. The waveform was measured with a 48 Vdc input voltage, and $3.3 \Omega$ resistive load.

Figure 2


## Using the PT4200/4205/4300 DC to DC Converter

Remote Control (RC) Turn-on or turn-off can be realized by using the RC pin. Normal operation is achieved if pin 11 is open. If pin 11 is connected to pin 17 (PT4200/4300) or pin 18 (PT4205), the power module turns off. To insure safe turn-off, the voltage difference between pin 11 and 17 or 18 should be less than $1.0 \mathrm{~V} . \mathrm{RC}$ is compatible with TTL open collector outputs with a sink capacity $>300 \mu \mathrm{~A}$ (see figure 28).

Figure 28 PT4200/4205/4300 REMOTE CONTROL


Over Voltage Protection (OVP) The remote control can also be utilized for OVP by using the external circuitry shown in figure 29. Resistor values are for 5 V output applications, but can easily be adjusted for other output voltages and the desired OVP level.
Figure 29
PT4200/4205/4300 OVER VOLTAGE PROTECTION


Turn-on/off Input Voltage The power module monitors the input voltage and will turn on and turn off at predetermined levels set by means of external resistors.
To increase $\mathbf{V}_{\text {Ion }}$ connect a resistor between pin 11 and 17 (PT4200/4300) or 18 (PT4205) (see figure 30). The resistance is determined by the following equations; (a) PT4200/4300, (b) PT4205:
(a) $R_{\text {Ion }}=100 x\left(100.2-V_{\text {Ion }}\right) /\left(V_{\text {Ion }}-36.5\right) \mathrm{k} \Omega\left(\right.$ for $\left.V_{\text {Ion }}>37 \mathrm{~V}\right)$
(b) $\mathrm{R}_{\text {Ion }}=1000 \mathrm{x}\left(1110-\mathrm{V}_{\text {Ion }}\right) /\left(\mathrm{V}_{\text {Ion }}-18.7\right) \mathrm{k} \Omega\left(\right.$ for $\left.\mathrm{V}_{\text {Ion }}>18.7 \mathrm{~V}\right)$
where 18.7 or 36.5 is the typical unadjusted turn-on input voltage. $V_{\text {Ioff }}$ is the adjusted turn-off input voltage and is determined by $\mathrm{V}_{\text {Ion }}-\mathrm{V}_{\text {Ioff }}=2 \mathrm{~V}$ (typical value).
To decrease $\mathbf{V}_{\text {Ion }}$ connect a resistor between pin 10 and 11 (see figure 30). The resistance is determined by the following equations; (a) PT4200/4300, (b) PT4205:
(a) $\mathrm{R}_{\text {Ion }}=364 \times\left(V_{\text {Ion }}-29.9\right) /\left(36.5-V_{\text {Ion }}\right) \mathrm{k} \Omega\left(\right.$ for $\left.30<\mathrm{V}_{\text {Ion }}<36 \mathrm{~V}\right)$
(b) $\mathrm{R}_{\text {Ion }}=25 \mathrm{x}\left(\mathrm{V}_{\text {Ion }}-16.9\right) /\left(18.7-\mathrm{V}_{\text {Ion }}\right) \mathrm{k} \Omega$ (for $16.9<\mathrm{V}_{\text {Ion }}<18.7 \mathrm{~V}$ )

Figure 30 PT4200/4205/4300 TURN-ON/OFF INPUT VOLTAGE ADJUSTMENT


Ouput Voltage Adjust (Vadj) Ouput voltage can be adjusted by using an external resistor. Typical adjust range is $\pm 15 \%$. If pin 8 and 9 are not connected together, the output will decrease to a low value. To increase $V_{O}$, a resistor should be connected between pin 8/9 and 18. To decrease $V_{0}$, a resistor should be connected between pin 8 and 9 (see figure 31 ).

The typical resistor value to increase $V_{\mathrm{O}}$ is determined by:

| $\mathrm{R}_{\mathrm{adj}}=\mathrm{k}_{1} \mathrm{x}\left(\mathrm{k}_{2}-\mathrm{V}_{\mathrm{O}}\right) /\left(\mathrm{V}_{\mathrm{O}}-\mathrm{V}_{\mathrm{O} \mathrm{i}}\right) \mathrm{k} \Omega$ |  |  |  |
| :---: | :---: | :---: | :---: |
| where | $\mathrm{V}_{\mathrm{O}}$ is the desired output voltage |  |  |
|  | $\mathrm{V}_{\mathrm{Oi}}$ is the | tput voltage | setting |
| and | $\mathrm{k}_{1}=0.684$ | $\mathrm{k}_{2}=2.46 \mathrm{~V}$ | PT4201 |
|  | $\mathrm{k}_{1}=0.495$ | $\mathrm{k}_{2}=3.93 \mathrm{~V}$ | PT4202 |
|  | $\mathrm{k}_{1}=0.495$ | $\mathrm{k}_{2}=5.87 \mathrm{~V}$ | PT4203 |
|  | $\mathrm{k}_{1}=0.566$ | $\mathrm{k}_{2}=15.00 \mathrm{~V}$ | PT4204* |
|  | $\mathrm{k}_{1}=3.180$ | $\mathrm{k}_{2}=3.78 \mathrm{~V}$ | PT4205 |
|  | $\mathrm{k}_{1}=3.180$ | $\mathrm{k}_{2}=5.85 \mathrm{~V}$ | PT4206 |
|  | $\mathrm{k}_{1}=0.495$ | $\mathrm{k}_{2}=5.82 \mathrm{~V}$ | PT4301 |
|  | $\mathrm{k}_{1}=0.495$ | $\mathrm{k}_{2}=3.93 \mathrm{~V}$ | PT4302 |
|  | $\mathrm{k}_{1}=0.566$ | $\mathrm{k}_{2}=15.00 \mathrm{~V}$ | PT4303* |

The typical resistor value to decrease $V_{\mathrm{O}}$ is determined by:

where | $\mathrm{R}_{\mathrm{adj}}=\mathrm{k}_{1} \mathrm{x}\left(\mathrm{V}_{\mathrm{Oi}}-\mathrm{V}_{\mathrm{O}}\right) /\left(\mathrm{V}_{\mathrm{o}}-\mathrm{k}_{2}\right) \mathrm{k} \Omega$ |  |  |
| :--- | :--- | :--- |
| $\mathrm{k}_{1}=2.751$ | $\mathrm{k}_{2}=1.75 \mathrm{~V}$ | PT4201 |
| $\mathrm{k}_{1}=1.986$ | $\mathrm{k}_{2}=2.59 \mathrm{~V}$ | PT4202 |
|  | $\mathrm{k}_{1}=1.986$ | $\mathrm{k}_{2}=4.12 \mathrm{~V}$ |
|  | $\mathrm{k}_{1}=2.284$ | $\mathrm{k}_{2}=9.52 \mathrm{~V}$ |
|  | $\mathrm{k}_{1}=17.2$ | PT4203 |
|  | $\mathrm{k}_{2}=1.70 \mathrm{~V}$ | PT4204 |
| $\mathrm{k}_{1}=12.5$ | $\mathrm{k}_{2}=4.28 \mathrm{~V}$ | PT4205 |
|  | $\mathrm{k}_{1}=1.986$ | $\mathrm{k}_{2}=4.12 \mathrm{~V}$ |
|  | $\mathrm{k}_{1}=1.986$ | $\mathrm{k}_{2}=2.59 \mathrm{~V}$ |
|  | $\mathrm{k}_{1}=2.284$ | $\mathrm{k}_{2}=9.52 \mathrm{~V}$ |
|  |  | PT4301 |
|  |  | PT4302 |

* Over 13.8 V output voltage, the input voltage range is limited to $38-65 \mathrm{~V}$.


## Figure 31

PT4200/4205/4300 OUTPUT VOLTAGE ADJUSTMENT


## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any productorservice without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and lim itation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality controltechniques are utilized to the extent TIdeems necessary to support this warranty. Specific testing of all parameters of each device is notnecessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TIcomponents.
In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherentor procedural hazards.

TIassumes no liability for applications assistance orcustomerproduct design. TIdoes notwarrantorrepresent that any license, eitherexpress orimplied, is granted underany patentright, copyright, maskwork right, orother intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

## MC78L00A Series

## Three-Terminal Low Current Positive Voltage Regulators

The MC78L00A Series of positive voltage regulators are inexpensive, easy-to-use devices suitable for a multitude of applications that require a regulated supply of up to 100 mA . Like their higher powered MC7800 and MC78M00 Series cousins, these regulators feature internal current limiting and thermal shutdown making them remarkably rugged. No external components are required with the MC78L00 devices in many applications.

These devices offer a substantial performance advantage over the traditional zener diode-resistor combination, as output impedance and quiescent current are substantially reduced.

- Wide Range of Available, Fixed Output Voltages
- Low Cost
- Internal Short Circuit Current Limiting
- Internal Thermal Overload Protection
- No External Components Required
- Complementary Negative Regulators Offered (MC79L00A Series)


## Representative Schematic Diagram



A common ground is required between the input and the output voltages. The input voltage must remain typically 2.0 V above the output voltage even during the low point on the input ripple voltage.
${ }^{*} \mathrm{C}_{\text {in }}$ is required if regulator is located an appreciable distance from power supply filter.
${ }^{* *} \mathrm{C}_{\mathrm{O}}$ is not needed for stability; however, it does improve transient response.

## ON Semiconductor ${ }^{\text {™ }}$

http://onsemi.com

*SOP-8 is an internally modified SO-8 package. Pins $2,3,6$, and 7 are electrically common to the die attach flag. This internal lead frame modification decreases package thermal resistance and increases power dissipation capability when appropriately mounted on a printed circuit board. SOP-8 conforms to all external dimensions of the standard SO-8 package.

## PIN CONNECTIONS


(Top View)

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

## DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 10 of this data sheet.

## MC78L00A Series

MAXIMUM RATINGS $\left(T_{A}=+125^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Input Voltage (2.6 V-8.0 V) | $\mathrm{V}_{\mathrm{I}}$ | 30 | Vdc |
| $(12 \mathrm{~V}-18 \mathrm{~V})$ |  | 35 |  |
| $(24 \mathrm{~V})$ |  | 40 |  |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $\mathrm{T}_{\mathrm{J}}$ | 0 to +150 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{I}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}, \mathrm{C}_{\mathrm{I}}=0.33 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O}}=0.1 \mu \mathrm{~F},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}\right.$ (for MC78LXXAB), $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}$ (for MC78LXXAC), unless otherwise noted.)

| Characteristics | Symbol | MC78L05AC, AB |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Output Voltage ( $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\mathrm{O}}$ | 4.8 | 5.0 | 5.2 | Vdc |
| Line Regulation $\begin{aligned} & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}\right) \\ & 7.0 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 20 \mathrm{Vdc} \\ & 8.0 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 20 \mathrm{Vdc} \end{aligned}$ | Regline |  | $\begin{aligned} & 55 \\ & 45 \end{aligned}$ | $\begin{aligned} & 150 \\ & 100 \end{aligned}$ | mV |
| $\begin{aligned} & \text { Load Regulation } \\ & \qquad \begin{array}{l} \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{0} \leq 100 \mathrm{~mA}\right) \\ \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \end{array} \end{aligned}$ | Regload |  | $\begin{aligned} & 11 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | mV |
| $\begin{aligned} & \text { Output Voltage } \\ & \left(7.0 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 20 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{0} \leq 40 \mathrm{~mA}\right) \\ & \left(\mathrm{V}_{\mathrm{I}}=10 \mathrm{~V}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{0} \leq 70 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & 4.75 \\ & 4.75 \end{aligned}$ |  | $\begin{aligned} & 5.25 \\ & 5.25 \end{aligned}$ | Vdc |
| $\begin{aligned} & \text { Input Bias Current } \\ & \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right) \\ & \left(\mathrm{T}_{J}=+125^{\circ} \mathrm{C}\right) \end{aligned}$ | $I_{\text {IB }}$ |  | 3.8 | $\begin{aligned} & 6.0 \\ & 5.5 \end{aligned}$ | mA |
| $\begin{gathered} \text { Input Bias Current Change } \\ \left(8.0 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 20 \mathrm{Vdc}\right) \\ \left(1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \\ \hline \end{gathered}$ | $\Delta l_{\text {IB }}$ | - |  | $\begin{aligned} & 1.5 \\ & 0.1 \end{aligned}$ | mA |
| Output Noise Voltage $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}\right)$ | $\mathrm{V}_{\mathrm{n}}$ | - | 40 | - | $\mu \mathrm{V}$ |
| $\begin{aligned} & \text { Ripple Rejection }\left(\mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA},\right. \\ & \left.\mathrm{f}=120 \mathrm{~Hz}, 8.0 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 18 \mathrm{~V}, \mathrm{~T}_{J}=+25^{\circ} \mathrm{C}\right) \end{aligned}$ | RR | 41 | 49 | - | dB |
| Dropout Voltage ( $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{1}-\mathrm{V}_{0}$ | - | 1.7 | - | Vdc |

## MC78L00A Series

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{I}}=14 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}, \mathrm{C}_{\mathrm{I}}=0.33 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O}}=0.1 \mu \mathrm{~F},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}\right.$ (for MC78LXXAB), $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}$ (for MC78LXXAC), unless otherwise noted.)

| Characteristics | Symbol | MC78L08AC, AB |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Output Voltage ( $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\mathrm{O}}$ | 7.7 | 8.0 | 8.3 | Vdc |
| Line Regulation $\begin{aligned} & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}\right) \\ & 10.5 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 23 \mathrm{Vdc} \\ & 11 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 23 \mathrm{Vdc} \end{aligned}$ | Regline |  | $\begin{aligned} & 20 \\ & 12 \end{aligned}$ | $\begin{aligned} & 175 \\ & 125 \end{aligned}$ | mV |
| $\begin{aligned} & \text { Load Regulation } \\ & \qquad \begin{array}{l} \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{0} \leq 100 \mathrm{~mA}\right) \\ \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \end{array} \end{aligned}$ | Regload |  | $\begin{aligned} & 15 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | mV |
| $\begin{aligned} & \text { Output Voltage } \\ & \left(10.5 \mathrm{Vdc} \leq \mathrm{V}_{\mathrm{I}} \leq 23 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{l} \leq 40 \mathrm{~mA}\right) \\ & \left(\mathrm{V}_{\mathrm{I}}=14 \mathrm{~V}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 70 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & 7.6 \\ & 7.6 \end{aligned}$ |  | $\begin{aligned} & 8.4 \\ & 8.4 \end{aligned}$ | Vdc |
| $\begin{aligned} & \text { Input Bias Current } \\ & \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right) \\ & \left(\mathrm{T}_{J}=+125^{\circ} \mathrm{C}\right) \end{aligned}$ | $I_{\text {IB }}$ |  | 3.0 | $\begin{aligned} & 6.0 \\ & 5.5 \end{aligned}$ | mA |
| $\begin{gathered} \text { Input Bias Current Change } \\ \left(11 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 23 \mathrm{Vdc}\right) \\ \left(1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \end{gathered}$ | $\Delta \\|_{\text {IB }}$ | - | - | $\begin{aligned} & 1.5 \\ & 0.1 \end{aligned}$ | mA |
| Output Noise Voltage $\left(T_{A}=+25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}\right)$ | $\mathrm{V}_{\mathrm{n}}$ | - | 60 | - | $\mu \mathrm{V}$ |
| $\begin{aligned} & \text { Ripple Rejection }\left(\mathrm{l}_{\mathrm{O}}=40 \mathrm{~mA},\right. \\ & \left.\mathrm{f}=120 \mathrm{~Hz}, 12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 23 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}\right) \end{aligned}$ | RR | 37 | 57 | - | dB |
| Dropout Voltage ( $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{1}-\mathrm{V}_{0}$ | - | 1.7 | - | Vdc |

ELECTRICAL CHARACTERISTICS $\left(V_{I}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}, \mathrm{C}_{\mathrm{I}}=0.33 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O}}=0.1 \mu \mathrm{~F},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}\right.$ (for MC78LXXAB), $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}$ (for MC78LXXAC), unless otherwise noted.)

| Characteristics | Symbol | MC78L09AC, AB |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Output Voltage ( $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\mathrm{O}}$ | 8.6 | 9.0 | 9.4 | Vdc |
| Line Regulation $\begin{aligned} & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}\right) \\ & 11.5 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 24 \mathrm{Vdc} \\ & 12 \mathrm{Vdc} \leq \mathrm{V}_{\mathrm{I}} \leq 24 \mathrm{Vdc} \end{aligned}$ | Regline |  | $\begin{aligned} & 20 \\ & 12 \end{aligned}$ | $\begin{aligned} & 175 \\ & 125 \end{aligned}$ | mV |
| Load Regulation $\begin{aligned} & \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 100 \mathrm{~mA}\right) \\ & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \end{aligned}$ | Regload |  | $\begin{aligned} & 15 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 90 \\ & 40 \end{aligned}$ | mV |
| $\begin{aligned} & \text { Output Voltage } \\ & \left(11.5 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 24 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{I} \leq 40 \mathrm{~mA}\right) \\ & \left(\mathrm{V}_{\mathrm{I}}=15 \mathrm{~V}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 70 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ |  | $\begin{aligned} & 9.5 \\ & 9.5 \end{aligned}$ | Vdc |
| $\begin{aligned} & \text { Input Bias Current } \\ & \qquad \begin{array}{l} \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right) \\ \left(\mathrm{T}_{J}=+125^{\circ} \mathrm{C}\right) \end{array} \end{aligned}$ | 1 IB | - | 3.0 | $\begin{aligned} & 6.0 \\ & 5.5 \end{aligned}$ | mA |
| Input Bias Current Change ( $11 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 23 \mathrm{Vdc}$ ) $\left(1.0 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right)$ | $\Delta l_{1 B}$ | - | - | $\begin{aligned} & 1.5 \\ & 0.1 \end{aligned}$ | mA |
| Output Noise Voltage $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}\right)$ | $\mathrm{V}_{\mathrm{n}}$ | - | 60 | - | $\mu \mathrm{V}$ |
| $\begin{aligned} & \text { Ripple Rejection ( } \mathrm{l}_{\mathrm{O}}=40 \mathrm{~mA}, \\ & \left.\mathrm{f}=120 \mathrm{~Hz}, 13 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 24 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}\right) \end{aligned}$ | RR | 37 | 57 | - | dB |
| Dropout Voltage $\left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right)$ | $\mathrm{V}_{1}-\mathrm{V}_{\mathrm{O}}$ | - | 1.7 | - | Vdc |

## MC78L00A Series

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{I}}=19 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}, \mathrm{C}_{\mathrm{I}}=0.33 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O}}=0.1 \mu \mathrm{~F},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}\right.$ (for MC78LXXAB), $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}$ (for MC78LXXAC), unless otherwise noted.)

| Characteristics | Symbol | MC78L12AC, AB |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Output Voltage ( $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\mathrm{O}}$ | 11.5 | 12 | 12.5 | Vdc |
| Line Regulation $\begin{aligned} & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}\right) \\ & 14.5 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 27 \mathrm{Vdc} \\ & 16 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 27 \mathrm{Vdc} \end{aligned}$ | Regline | - | $\begin{aligned} & 120 \\ & 100 \end{aligned}$ | $\begin{aligned} & 250 \\ & 200 \end{aligned}$ | mV |
| Load Regulation $\begin{aligned} & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 100 \mathrm{~mA}\right) \\ & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \end{aligned}$ | Regload | - | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | mV |
| $\begin{aligned} & \text { Output Voltage } \\ & \left(14.5 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 27 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \\ & \left(\mathrm{V}_{\mathrm{I}}=19 \mathrm{~V}, 1.0 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 70 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & 11.4 \\ & 11.4 \end{aligned}$ |  | $\begin{aligned} & 12.6 \\ & 12.6 \end{aligned}$ | Vdc |
| Input Bias Current $\begin{aligned} & \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right) \\ & \left(\mathrm{T}_{J}=+125^{\circ} \mathrm{C}\right) \end{aligned}$ | $I_{\text {IB }}$ | - |  | $\begin{aligned} & 6.5 \\ & 6.0 \end{aligned}$ | mA |
| Input Bias Current Change ( $16 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 27 \mathrm{Vdc}$ ) $\left(1.0 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right)$ | $\Delta I_{1 B}$ | - | - | $\begin{aligned} & 1.5 \\ & 0.1 \end{aligned}$ | mA |
| Output Noise Voltage $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}\right)$ | $\mathrm{V}_{\mathrm{n}}$ | - | 80 | - | $\mu \mathrm{V}$ |
| $\begin{aligned} & \text { Ripple Rejection ( } \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}, \\ & \left.\mathrm{f}=120 \mathrm{~Hz}, 15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 25 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}\right) \end{aligned}$ | RR | 37 | 42 | - | dB |
| Dropout Voltage ( $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{1}-\mathrm{V}_{\mathrm{O}}$ | - | 1.7 | - | Vdc |

ELECTRICAL CHARACTERISTICS $\left(V_{I}=23 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}, \mathrm{C}_{\mathrm{I}}=0.33 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O}}=0.1 \mu \mathrm{~F},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}\right.$ (for MC78LXXAB), $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}$ (for MC78LXXAC), unless otherwise noted.)

| Characteristics | Symbol | MC78L15AC, AB |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Output Voltage ( $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\mathrm{O}}$ | 14.4 | 15 | 15.6 | Vdc |
| Line Regulation $\begin{aligned} & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}\right) \\ & 17.5 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 30 \mathrm{Vdc} \\ & 20 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 30 \mathrm{Vdc} \end{aligned}$ | Regline | - | $\begin{aligned} & 130 \\ & 110 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | mV |
| Load Regulation $\begin{aligned} & \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 100 \mathrm{~mA}\right) \\ & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \end{aligned}$ | Regload | - | $\begin{aligned} & 25 \\ & 12 \end{aligned}$ | $\begin{gathered} 150 \\ 75 \end{gathered}$ | mV |
| $\begin{aligned} & \text { Output Voltage } \\ & \left(17.5 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 30 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \\ & \left(\mathrm{V}_{\mathrm{I}}=23 \mathrm{~V}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 70 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & 14.25 \\ & 14.25 \end{aligned}$ |  | $\begin{aligned} & 15.75 \\ & 15.75 \end{aligned}$ | Vdc |
| Input Bias Current $\left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right)$ $\left(\mathrm{T}_{\mathrm{J}}=+125^{\circ} \mathrm{C}\right)$ | IB | - | $4.4$ | $\begin{aligned} & 6.5 \\ & 6.0 \end{aligned}$ | mA |
| Input Bias Current Change ( $20 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 30 \mathrm{Vdc}$ ) ( $1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}$ ) | $\Delta l_{\text {IB }}$ | - | - | $\begin{aligned} & 1.5 \\ & 0.1 \end{aligned}$ | mA |
| $\begin{aligned} & \text { Output Noise Voltage } \\ & \qquad\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{n}}$ | - | 90 | - | $\mu \mathrm{V}$ |
| $\begin{aligned} & \text { Ripple Rejection ( } \mathrm{l}_{\mathrm{O}}=40 \mathrm{~mA}, \\ & \mathrm{f}=120 \mathrm{~Hz}, 18.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 28.5 \mathrm{~V}, \mathrm{~T}_{J}=+25^{\circ} \mathrm{C} \text { ) } \end{aligned}$ | RR | 34 | 39 | - | dB |
| Dropout Voltage $\left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right)$ | $\mathrm{V}_{1}-\mathrm{V}_{\mathrm{O}}$ | - | 1.7 | - | Vdc |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{I}}=27 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}, \mathrm{C}_{\mathrm{I}}=0.33 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O}}=0.1 \mu \mathrm{~F}, 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}\right.$, unless otherwise noted. )

| Characteristics | Symbol | MC78L18AC |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Output Voltage ( $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ ) | Vo | 17.3 | 18 | 18.7 | Vdc |
| ```Line Regulation \(\left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}\right)\) \(21.4 \mathrm{Vdc} \leq \mathrm{V}_{\mathrm{V}} \leq 33 \mathrm{Vdc}\) \(20.7 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 33 \mathrm{Vdc}\) \(22 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 33 \mathrm{Vdc}\) \(21 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 33 \mathrm{Vdc}\)``` | Regline |  | 45 35 | $\begin{aligned} & 325 \\ & 275 \end{aligned}$ | mV |
| $\begin{aligned} & \text { Load Regulation } \\ & \left.\qquad \mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 100 \mathrm{~mA}\right) \\ & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \end{aligned}$ | Regload |  | $\begin{aligned} & 30 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{gathered} 170 \\ 85 \\ \hline \end{gathered}$ | mV |
| $\begin{aligned} & \text { Output Voltage } \\ & \left(21.4 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 33 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \\ & \left(20.7 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 33 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \\ & \left(\mathrm{V}_{\mathrm{I}}=27 \mathrm{~V}, 1.0 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 70 \mathrm{~mA}\right) \\ & \left(\mathrm{V}_{\mathrm{I}}=27 \mathrm{~V}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{0} \leq 70 \mathrm{~mA}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & 17.1 \\ & 17.1 \end{aligned}$ | - | $\begin{aligned} & 18.9 \\ & 18.9 \end{aligned}$ | Vdc |
| $\begin{aligned} & \text { Input Bias Current } \\ & \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right) \\ & \left(\mathrm{T}_{J}=+125^{\circ} \mathrm{C}\right) \end{aligned}$ | IB | - |  | $\begin{aligned} & 6.5 \\ & 6.0 \end{aligned}$ | mA |
| $\begin{gathered} \text { Input Bias Current Change } \\ \left(22 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 33 \mathrm{Vdc}\right) \\ \left(21 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 33 \mathrm{Vdc}\right) \\ \left(1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \end{gathered}$ | $\Delta^{\text {I }}$ IB | - | - | $\begin{aligned} & 1.5 \\ & 0.1 \end{aligned}$ | mA |
| Output Noise Voltage $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}\right)$ | $\mathrm{V}_{\mathrm{n}}$ | - | 150 | - | $\mu \mathrm{V}$ |
| $\begin{aligned} & \text { Ripple Rejection ( } \mathrm{l}_{\mathrm{O}}=40 \mathrm{~mA}, \\ & \mathrm{f}=120 \mathrm{~Hz}, 23 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 33 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C} \text { ) } \end{aligned}$ | RR | 33 | 48 | - | dB |
| Dropout Voltage $\left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right)$ | $\mathrm{V}_{\mathrm{I}}-\mathrm{V}_{\mathrm{O}}$ | - | 1.7 | - | Vdc |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{I}}=33 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}, \mathrm{C}_{\mathrm{I}}=0.33 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O}}=0.1 \mu \mathrm{~F}, 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| Characteristics | Symbol | MC78L24AC |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Output Voltage ( $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{0}$ | 23 | 24 | 25 | Vdc |
| Line Regulation $\begin{aligned} & \left(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}\right) \\ & 27.5 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 38 \mathrm{Vdc} \\ & 28 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 80 \mathrm{Vdc} \\ & 27 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 38 \mathrm{Vdc} \end{aligned}$ | Regline |  | $\begin{aligned} & - \\ & 50 \\ & 60 \end{aligned}$ | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | mV |
| $\begin{aligned} & \text { Load Regulation } \\ & \qquad \begin{array}{l} \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 100 \mathrm{~mA}\right) \\ \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \end{array} \end{aligned}$ | Regload |  | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | mV |
| Output Voltage <br> $\left(28 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 38 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right)$ <br> $\left(27 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 38 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right)$ <br> $\left(28 \mathrm{Vdc} \leq \mathrm{V}_{\mathrm{I}}=33 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 70 \mathrm{~mA}\right)$ <br> $\left(27 \mathrm{Vdc} \leq \mathrm{V}_{\mathrm{I}} \leq 33 \mathrm{Vdc}, 1.0 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 70 \mathrm{~mA}\right.$ ) | $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & 22.8 \\ & 22.8 \end{aligned}$ | - | $\begin{aligned} & 25.2 \\ & 25.2 \end{aligned}$ | Vdc |
| $\begin{aligned} & \text { Input Bias Current } \\ & \left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right) \\ & \left(\mathrm{T}_{J}=+125^{\circ} \mathrm{C}\right) \end{aligned}$ | IB |  | 3.1 | $\begin{aligned} & 6.5 \\ & 6.0 \\ & \hline \end{aligned}$ | mA |
| $\begin{gathered} \text { Input Bias Current Change } \\ \left(28 \mathrm{Vdc} \leq \mathrm{V}_{1} \leq 38 \mathrm{Vdc}\right) \\ \left(1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA}\right) \end{gathered}$ | $\Delta^{\text {I }}$ IB |  | - | $\begin{aligned} & 1.5 \\ & 0.1 \end{aligned}$ | mA |
| $\begin{aligned} & \text { Output Noise Voltage } \\ & \qquad\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{n}}$ | - | 200 | - | $\mu \mathrm{V}$ |
| $\begin{aligned} & \text { Ripple Rejection }\left(\mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA},\right. \\ & \left.\mathrm{f}=120 \mathrm{~Hz}, 29 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 35 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}\right) \end{aligned}$ | RR | 31 | 45 | - | dB |
| Dropout Voltage $\left(\mathrm{T}_{J}=+25^{\circ} \mathrm{C}\right)$ | $\mathrm{V}_{1}-\mathrm{V}_{\mathrm{O}}$ | - | 1.7 | - | Vdc |



Figure 1. Dropout Characteristics


Figure 3. Input Bias Current versus Ambient Temperature


Figure 2. Dropout Voltage versus Junction Temperature


Figure 4. Input Bias Current versus Input Voltage


Figure 5. Maximum Average Power Dissipation versus Ambient Temperature - TO-92 Type Package

Figure 6. SOP-8 Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length

## MC78L00A Series

## APPLICATIONS INFORMATION

## Design Considerations

The MC78L00A Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload condition. Internal Short Circuit Protection limits the maximum current the circuit will pass.

In many low current applications, compensation capacitors are not required. However, it is recommended that the regulator input be bypassed with a capacitor if the regulator is connected to the power supply filter with long wire lengths, or if the output load capacitance is large. The


The MC78L00 regulators can also be used as a current source when connected as above. In order to minimize dissipation the MC78L05C is chosen in this application. Resistor R determines the current as follows:

$$
\mathrm{I}_{0}=\frac{5.0 \mathrm{~V}}{\mathrm{R}}+\mathrm{I}_{\mathrm{B}}
$$

$I_{I B}=3.8 \mathrm{~mA}$ over line and load changes

For example, a 100 mA current source would require R to be a $50 \Omega, 1 / 2 \mathrm{~W}$ resistor and the output voltage compliance would be the input voltage less 7 V .

Figure 7. Current Regulator
input bypass capacitor should be selected to provide good high-frequency characteristics to insure stable operation under all load conditions. A $0.33 \mu \mathrm{~F}$ or larger tantalum, mylar, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with the shortest possible leads directly across the regulators input terminals. Good construction techniques should be used to minimize ground loops and lead resistance drops since the regulator has no external sense lead. Bypassing the output is also recommended.


Figure 8. $\pm 15$ V Tracking Voltage Regulator


Figure 9. Positive and Negative Regulator

## MC78L00A Series

ORDERING INFORMATION

| Device | Output Voltage | Operating Temperature Range | Package | Shipping |
| :---: | :---: | :---: | :---: | :---: |
| MC78L05ABD | 5.0 V | $\mathrm{T}_{J}=-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-8 | 98 Units/Rail |
| MC78L05ABDR2 |  |  | SOP-8 | 2500 Tape \& Reel |
| MC78L05ABP |  |  | TO-92 | 2000 Units/Bag |
| MC78L05ABPRA |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L05ABPRE |  |  | TO-92 | 2000 Units/Bag |
| MC78L05ABPRM |  |  | TO-92 | 2000 Ammo Pack |
| MC78L05ACD |  | $\mathrm{T}_{J}=0^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-8 | 98 Units/Rail |
| MC78L05ACDR2 |  |  | SOP-8 | 2500 Tape \& Reel |
| MC78L05ACP |  |  | TO-92 | 2000 Units/Bag |
| MC78L05ACPRA |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L05ACPRE |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L05ACPRM |  |  | TO-92 | 2000 Ammo Pack |
| MC78L05ACPRP |  |  | TO-92 | 2000 Ammo Pack |
| MC78L08ABD | 8.0 V | $\mathrm{T}_{J}=-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-8 | 98 Units/Rail |
| MC78L08ABDR2 |  |  | SOP-8 | 2500 Tape \& Reel |
| MC78L08ABP |  |  | TO-92 | 2000 Units/Bag |
| MC78L08ABPRA |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L08ABPRP |  |  | TO-92 | 2000 Units/Bag |
| MC78L08ACD |  | $\mathrm{T}_{\mathrm{J}}=0^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-8 | 98 Units/Rail |
| MC78L08ACDR2 |  |  | SOP-8 | 2500 Tape \& Reel |
| MC78L08ACP |  |  | TO-92 | 2000 Units/Bag |
| MC78L08ACPRA |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L08ACPRE |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L08ACPRP |  |  | TO-92 | 2000 Ammo Pack |
| MC78L09ABD | 9.0 V | $\mathrm{T}_{\mathrm{J}}=-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-8 | 98 Units/Rail |
| MC78L09ABDR2 |  |  | SOP-8 | 2500 Tape \& Reel |
| MC78L09ABPRA |  |  | TO-92 | 2000 Units/Bag |
| MC78L09ABPRP |  |  | TO-92 | 2000 Units/Bag |
| MC78L09ACD |  | $\mathrm{T}_{J}=0^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-8 | 98 Units/Rail |
| MC78L09ACDR2 |  |  | SOP-8 | 2500 Tape \& Reel |
| MC78L09ACP |  |  | TO-92 | 2000 Units/Bag |

## MC78L00A Series

ORDERING INFORMATION (continued)

| Device | Output Voltage | Operating Temperature Range | Package | Shipping |
| :---: | :---: | :---: | :---: | :---: |
| MC78L12ABD | 12 V | $\mathrm{T}_{J}=-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-8 | 98 Units/Rail |
| MC78L12ABDR2 |  |  | SOP-8 | 2500 Tape \& Reel |
| MC78L12ABP |  |  | TO-92 | 2000 Units/Bag |
| MC78L12ABPRP |  |  | TO-92 | 2000 Units/Bag |
| MC78L12ACD |  | $\mathrm{T}_{\mathrm{J}}=0^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-8 | 98 Units/Rail |
| MC78L12ACDR2 |  |  | SOP-8 | 2500 Tape \& Reel |
| MC78L12ACP |  |  | TO-92 | 2000 Units/Bag |
| MC78L12ACPRA |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L12ACPRE |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L12ACPRM |  |  | TO-92 | 2000 Ammo Pack |
| MC78L12ACPRP |  |  | TO-92 | 2000 Ammo Pack |
| MC78L15ABD | 15 V | $\mathrm{T}_{J}=-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-8 | 98 Units/Rail |
| MC78L15ABDR2 |  |  | SOP-8 | 2500 Tape \& Reel |
| MC78L15ABP |  |  | TO-92 | 2000 Units/Bag |
| MC78L15ABPRA |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L15ABPRP |  |  | TO-92 | 2000 Units/Bag |
| MC78L15ACD |  | $\mathrm{T}_{\mathrm{J}}=0^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-8 | 98 Units/Rail |
| MC78L15ACDR2 |  |  | SOP-8 | 2500 Tape \& Reel |
| MC78L15ACP |  |  | TO-92 | 2000 Units/Bag |
| MC78L15ACPRA |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L15ACPRP |  |  | TO-92 | 2000 Ammo Pack |
| MC78L18ABP | 18 V | $\mathrm{T}_{J}=-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | TO-92 | 2000 Units/Bag |
| MC78L18ACP |  | $\mathrm{T}_{\mathrm{J}}=0^{\circ}$ to $+125^{\circ} \mathrm{C}$ | TO-92 | 2000 Units/Bag |
| MC78L18ACPRA |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L18ACPRM |  |  | TO-92 | 2000 Units/Bag |
| MC78L18ACPRP |  |  | TO-92 | 2000 Ammo Pack |
| MC78L24ABP | 24 V | $\mathrm{T}_{\mathrm{J}}=-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | TO-92 | 2000 Units/Bag |
| MC78L24ACP |  | $\mathrm{T}_{\mathrm{J}}=0^{\circ}$ to $+125^{\circ} \mathrm{C}$ | TO-92 | 2000 Units/Bag |
| MC78L24ACPRA |  |  | TO-92 | 2000 Tape \& Reel |
| MC78L24ACPRP |  |  | TO-92 | 2000 Ammo Pack |

## MC78L00A Series

## MARKING DIAGRAMS

SOP-8 D SUFFIX CASE 751


$$
\begin{array}{ll}
\mathrm{xx} & =05,08,09,12, \text { or } 15 \\
\mathrm{~A} & =\text { Assembly Location } \\
\mathrm{L} & =\text { Wafer Lot } \\
\mathrm{Y} & =\text { Year } \\
\mathrm{W} & =\text { Work Week } \\
\mathrm{B}, \mathrm{C} & =\text { Temperature Range }
\end{array}
$$

> TO-92
> P SUFFIX
> CASE 029


[^1]
## MC78L00A Series

## PACKAGE DIMENSIONS

TO-92
P SUFFIX
CASE 29-11
ISSUE AL


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | ---: | ---: | ---: | ---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.175 | 0.205 | 4.45 | 5.20 |
| B | 0.170 | 0.210 | 4.32 | 5.33 |
| C | 0.125 | 0.165 | 3.18 | 4.19 |
| D | 0.016 | 0.021 | 0.407 | 0.533 |
| G | 0.045 | 0.055 | 1.15 | 1.39 |
| H | 0.095 | 0.105 | 2.42 | 2.66 |
| J | 0.015 | 0.020 | 0.39 | 0.50 |
| K | 0.500 | --- | 12.70 | --- |
| L | 0.250 | --- | 6.35 | --- |
| N | 0.080 | 0.105 | 2.04 | 2.66 |
| P | --- | 0.100 | --- | 2.54 |
| R | 0.115 | --- | 2.93 | --- |
| V | 0.135 | --- | 3.43 | --- |

SOP-8
D SUFFIX
CASE 751-07
ISSUE V


## MC78L00A Series

> ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

## NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support
German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com
EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781
*Available from Germany, France, Italy, UK, Ireland

## CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com
Toll-Free from Mexico: Dial 01-800-288-2872 for Access then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support
Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong \& Singapore: 001-800-4422-3781
Email: ONlit-asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.

# Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface 


#### Abstract

The MAX525 combines four low-power, voltage-output, 12-bit digital-to-analog converters (DACs) and four precision output amplifiers in a space-saving, 20-pin package. In addition to the four voltage outputs, each amplifier's negative input is also available to the user. This facilitates specific gain configurations, remote sensing, and high output drive capacity, making the MAX525 ideal for industrial-process-control applications. Other features include software shutdown, hardware shutdown lockout, an active-low reset which clears all registers and DACs to zero, a user-programmable logic output, and a serial-data output. Each DAC has a double-buffered input organized as an input register followed by a DAC register. A 16-bit serial word loads data into each input/DAC register. The serial interface is compatible with SPITM/QSPI ${ }^{\text {TM }}$ and Microwire ${ }^{\text {TM }}$. It allows the input and DAC registers to be updated independently or simultaneously with a single software command. The DAC registers can be simultaneously updated via the 3-wire serial interface. All logic inputs are TTL/CMOS-logic compatible.


## Applications

Industrial Process Controls
Automatic Test Equipment
Digital Offset and Gain Adjustment
Motion Control
Remote Industrial Controls
Microprocessor-Controlled Systems

Features

- Four 12-Bit DACs with Configurable Output Amplifiers
- +5V Single-Supply Operation
- Low Supply Current: 0.85mA Normal Operation 10 1 A Shutdown Mode
- Available in 20-Pin SSOP
- Power-On Reset Clears all Registers and DACs to Zero
- Capable of Recalling Last State Prior to Shutdown
- SPI/QSPI and Microwire Compatible
- Simultaneous or Independent Control of DACs via 3-Wire Serial Interface
- User-Programmable Digital Output

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE | INL <br> (LSB) |
| :--- | :--- | :--- | :--- |
| MAX525ACPP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Plastic DIP | $\pm 1 / 2$ |
| MAX525BCPP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Plastic DIP | $\pm 1$ |
| MAX525ACAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1 / 2$ |
| MAX525BCAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1$ |

Ordering Information continued on last page.
Pin Configuration appears at end of data sheet.

Functional Diagram


SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.

## Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |


| rating Temperature Ranges |  |
| :---: | :---: |
| MAX525_C_P | to $+70^{\circ} \mathrm{C}$ |
| MAX525_E_P | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MAX525_MJP ............................................-55 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range .........................-65 ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
|  | $\ldots+300^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{REFAB}=\mathrm{REFCD}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Output buffer connected in unity-gain configuration (Figure 9).)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE-ANALOG SECTION |  |  |  |  |  |  |
| Resolution | N |  | 12 |  |  | Bits |
| Integral Nonlinearity (Note 1) | INL | MAX525A |  | $\pm 0.25$ | $\pm 0.5$ | LSB |
|  |  | MAX525B |  |  | $\pm 1.0$ |  |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  |  | $\pm 1.0$ | LSB |
| Offset Error | Vos |  |  |  | $\pm 6.0$ | mV |
| Offset-Error Tempco |  |  |  | 6 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Gain Error (Note 1) | GE |  |  | -0.8 | $\pm 2.0$ | LSB |
| Gain-Error Tempco |  |  |  | 1 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection Ratio | PSRR | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 100 | 600 | $\mu \mathrm{V} / \mathrm{V}$ |
| MATCHING PERFORMANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |
| Gain Error | GE |  |  | -0.8 | $\pm 2.0$ | LSB |
| Offset Error |  |  |  | $\pm 1.0$ | $\pm 6.0$ | mV |
| Integral Nonlinearity | INL |  |  | $\pm 0.35$ | $\pm 1.0$ | LSB |
| REFERENCE INPUT |  |  |  |  |  |  |
| Reference Input Range | VREF |  | 0 |  | -1.4 | V |
| Reference Input Resistance | RREF | Code-dependent, minimum at code 555 hex | 10 |  |  | k $\Omega$ |
| Reference Current in Shutdown |  |  |  | 0.01 | $\pm 1$ | $\mu \mathrm{A}$ |

## Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+5 \mathrm{~V} \pm 10 \%, A G N D=D G N D=0 \mathrm{~V}, \mathrm{REFAB}=\mathrm{REFCD}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Output buffer connected in unity-gain configuration (Figure 9).)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MULTIPLYING-MODE PERFORMANCE |  |  |  |  |  |
| Reference -3dB Bandwidth |  | $\mathrm{V}_{\text {REF }}=0.67 \mathrm{Vp}-\mathrm{p}$ | 650 |  | kHz |
| Reference Feedthrough |  | Input code $=$ all 0 s , VREF $=3.6 \mathrm{Vp}$-p at 1 kHz | -84 |  | dB |
| Signal-to-Noise Plus Distortion Ratio | SINAD | $V_{\text {REF }}=1 \mathrm{Vp}-\mathrm{p}$ at 25 kHz | 72 |  | dB |
| DIGITAL INPUTS |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.4 |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 | V |
| Input Leakage Current | IIN | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | 0.01 | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  | 8 |  | pF |
| DIGITAL OUTPUTS |  |  |  |  |  |
| Output High Voltage | VOH | ISOURCE $=2 \mathrm{~mA}$ | VDD - 0.5 |  | V |
| Output Low Voltage | VOL | ISINK $=2 \mathrm{~mA}$ | 0.13 | 0.4 | V |
| DYNAMIC PERFORMANCE |  |  |  |  |  |
| Voltage Output Slew Rate | SR |  | 0.6 |  | V/ $/ \mathrm{s}$ |
| Output Settling Time |  | To $\pm 1 / 2 \mathrm{LSB}, \mathrm{V}$ STEP $=2.5 \mathrm{~V}$ | 12 |  | $\mu \mathrm{s}$ |
| Output Voltage Swing |  | Rail to rail (Note 2) | 0 to $\mathrm{V}_{\mathrm{DD}}$ |  | V |
| Current into FB_ |  |  | 0 | 0.1 | $\mu \mathrm{A}$ |
| OUT_Leakage Current in Shutdown |  | $\mathrm{RL}=\infty$ | 0.01 | $\pm 1$ | $\mu \mathrm{A}$ |
| Start-Up Time Exiting Shutdown Mode |  |  | 15 |  | $\mu \mathrm{s}$ |
| Digital Feedthrough |  | $\overline{\mathrm{CS}}=\mathrm{V} \mathrm{DD}, \mathrm{DIN}=100 \mathrm{kHz}$ | 5 |  | nV -s |
| Digital Crosstalk |  |  | 5 |  | nV -s |
| POWER SUPPLIES |  |  |  |  |  |
| Supply Voltage | VDD |  | 4.5 | 5.5 | V |
| Supply Current | IDD | (Note 3) | 0.85 | 0.98 | mA |
| Supply Current in Shutdown |  | (Note 3) | 10 | 20 | $\mu \mathrm{A}$ |
| Reference Current in Shutdown |  |  | 0.01 | $\pm 1$ | $\mu \mathrm{A}$ |

Note 1: Guaranteed from code 11 to code 4095 in unity-gain configuration.
Note 2: Accuracy is better than 1.0LSB for VOUT $=6 \mathrm{mV}$ to $\mathrm{V}_{\mathrm{DD}}-60 \mathrm{mV}$, guaranteed by PSR test on end points.
Note 3: $R_{L}=\infty$, digital inputs at DGND or $V_{D D}$.

## Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface

ELECTRICAL CHARACTERISTICS (continued)
$\left(V_{D D}=+5 \mathrm{~V} \pm 10 \%, A G N D=D G N D=0 \mathrm{~V}, \operatorname{REFAB}=R E F C D=2.5 \mathrm{~V}, R_{L}=5 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Output buffer connected in unity-gain configuration (Figure 9).)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIMING CHARACTERISTICS (Figure 6) |  |  |  |  |  |  |
| SCLK Clock Period | tcP |  | 100 |  |  | ns |
| SCLK Pulse Width High | tch |  | 40 |  |  | ns |
| SCLK Pulse Width Low | tcL |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup Time | tcss |  | 40 |  |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | tcse |  | 0 |  |  | ns |
| DIN Setup Time | tDS |  | 40 |  |  | ns |
| DIN Hold Time | tDH |  | 0 |  |  | ns |
| SCLK Rise to DOUT Valid Propagation Delay | tD01 | CLOAD $=200 \mathrm{pF}$ |  |  | 80 | ns |
| SCLK Fall to DOUT Valid Propagation Delay | tD02 | CLOAD $=200 \mathrm{pF}$ |  |  | 80 | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Fall Delay | tcso |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Hold Time | tcS1 |  | 40 |  |  | ns |
| $\overline{\overline{C S}}$ Pulse Width High | tcsw |  | 100 |  |  | ns |

Typical Operating Characteristics
$\left(V_{D D}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


## Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface

Typical Operating Characteristics (continued) $\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


TOTAL HARM ONIC DISTORTION PLUS NOISE
vs. FREQUENCY


OUTPUT FFT PLOT



## Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$

MAJOR-CARRY TRANSITION


10us/div
$V_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

ANALOG CROSSTALK


10 $\mu \mathrm{s} / \mathrm{div}$
$V_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
DAC A CODE SWITCHING FROM 00B hex TO FFF hex DAC B CODE SET TO 800 hex

DIGITAL FEEDTHROUGH (SCLK = 100kHz)

$2 \mu \mathrm{~s} / \mathrm{div}$
$V_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
$\overline{\mathrm{CS}}=\overline{\mathrm{PDL}}=\overline{\mathrm{CL}}=5 \mathrm{~V}, \mathrm{DIN}=0 \mathrm{~V}$ DAC A CODE SET TO 800 hex

DYNAMIC RESPONSE

$10 \mu \mathrm{~s} / \mathrm{div}$
$V_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ SWITCHING FROM CODE 000 hex TO FB4 hex OUTPUT AMPLIFIER GAIN = +2

# Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface 

Pin Description

| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | AGND | Analog Ground |
| 2 | FBA | DAC A Output Amplifier Feedback |
| 3 | OUTA | DAC A Output Voltage |
| 4 | OUTB | DAC B Output Voltage |
| 5 | FBB | DAC B Output Amplifier Feedback |
| 6 | REFAB | Reference Voltage Input for DAC A and DAC B |
| 7 | $\overline{C L}$ | Clear All DACs and Registers. Resets all outputs (OUT_, UPO, DOUT) to 0, active low. |
| 8 | $\overline{\text { CS }}$ | Chip-Select Input. Active low. |
| 9 | DIN | Serial-Data Input |
| 10 | SCLK | Serial Clock Input |
| 11 | DGND | Digital Ground |
| 12 | DOUT | Serial-Data Output |
| 13 | UPO | User-Programmable Logic Output |
| 14 | $\overline{\text { PDL }}$ | Power-Down Lockout. Active low. Locks out software shutdown if low. |
| 15 | REFCD | Reference Voltage Input for DAC C and DAC D |
| 16 | FBC | DAC C Output Amplifier Feedback |
| 17 | OUTC | DAC C Output Voltage |
| 18 | OUTD | DAC D Output Voltage |
| 19 | FBD | DAC D Output Amplifier Feedback |
| 20 | VDD | Positive Power Supply |

## Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface



SHOWN FOR ALL is ON DAC

Figure 1. Simplified DAC Circuit Diagram

## Detailed Description

The MAX525 contains four 12-bit, voltage-output digi-tal-to-analog converters (DACs) that are easily addressed using a simple 3 -wire serial interface. It includes a 16 -bit data-in/data-out shift register, and each DAC has a doubled-buffered input composed of an input register and a DAC register (see Functional Diagram). In addition to the four voltage outputs, each amplifier's negative input is available to the user.
The DACs are inverted R-2R ladder networks that convert 12-bit digital inputs into equivalent analog output voltages in proportion to the applied reference voltage inputs. DACs $A$ and $B$ share the REFAB reference input, while DACs C and D share the REFCD reference input. The two reference inputs allow different full-scale output voltage ranges for each pair of DACs. Figure 1 shows a simplified circuit diagram of one of the four DACs.

## Reference Inputs

The two reference inputs accept positive DC and AC signals. The voltage at each reference input sets the full-scale output voltage for its two corresponding DACs. The reference input voltage range is 0 V to (VDD -1.4 V ). The output voltages (VOUT」) are represented by a digitally programmable voltage source as:
Vout_ = (VREF x NB / 4096) x Gain
where NB is the numeric value of the DAC's binary input code ( 0 to 4095), VREF is the reference voltage, and Gain is the externally set voltage gain.

The impedance at each reference input is code-dependent, ranging from a low value of $10 \mathrm{k} \Omega$ when both DACs connected to the reference have an input code of 555 hex, to a high value exceeding several gigohms (leakage currents) with an input code of 000 hex. Because the input impedance at the reference pins is code-dependent, load regulation of the reference source is important.
The REFAB and REFCD reference inputs have a $10 \mathrm{k} \Omega$ guaranteed minimum input impedance. When the two reference inputs are driven from the same source, the effective minimum impedance is $5 \mathrm{k} \Omega$. A voltage reference with a load regulation of $6 \mathrm{ppm} / \mathrm{mA}$, such as the MAX873, would typically deviate by 0.025 LSB ( 0.061 LSB worst case) when driving both MAX525 reference inputs simultaneously at 2.5 V . Driving the REFAB and REFCD pins separately improves reference accuracy.
In shutdown mode, the MAX525's REFAB and REFCD inputs enter a high-impedance state with a typical input leakage current of $0.01 \mu \mathrm{~A}$.
The reference input capacitance is also code dependent and typically ranges from 20pF with an input code of all 0 s to 100 pF with an input code of all 1 s .

## Output Amplifiers

All MAX525 DAC outputs are internally buffered by precision amplifiers with a typical slew rate of $0.6 \mathrm{~V} / \mathrm{\mu s}$. Access to the inverting input of each output amplifier provides the user greater flexibility in output gain setting/ signal conditioning (see the Applications Information section).
With a full-scale transition at the MAX525 output, the typical settling time to $\pm 1 / 2$ LSB is $12 \mu \mathrm{~s}$ when loaded with $5 \mathrm{k} \Omega$ in parallel with 100 pF (loads less than $2 \mathrm{k} \Omega$ degrade performance).
The MAX525 output amplifier's output dynamic responses and settling performances are shown in the Typical Operating Characteristics.

## Power-Down Mode

The MAX525 features a software-programmable shutdown that reduces supply current to a typical value of $10 \mu \mathrm{~A}$. The power-down lockout ( $(\overline{\mathrm{DLL}})$ pin must be high to enable the shutdown mode. Writing 1100XXXXXXXXXXXX as the input-control word puts the MAX525 in powerdown mode (Table 1).

# Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface 

In power-down mode, the MAX525 output amplifiers and the reference inputs enter a high-impedance state. The serial interface remains active. Data in the input registers is retained in power-down, allowing the MAX525 to recall the output states prior to entering shutdown. Start up from power-down either by recalling the previous configuration or by updating the DACs with new data. When powering up the device or bringing it out of shutdown, allow $15 \mu$ s for the outputs to stabilize.

## Serial-Interface Configurations

The MAX525's 3 -wire serial interface is compatible with both Microwire ${ }^{\text {TM }}$ (Figure 2) and SPITM/QSPITM (Figure 3). The serial input word consists of two address bits and two control bits followed by 12 data bits (MSB first), as shown in Figure 4. The 4-bit address/ control code determines the MAX525's response outlined in Table 1. The connection between DOUT and the serial-interface port is not necessary, but may be used for data echo. Data held in the MAX525's shift register can be shifted out of DOUT and returned to the microprocessor ( $\mu \mathrm{P}$ ) for data verification.
The MAX525's digital inputs are double buffered. Depending on the command issued through the serial interface, the input register(s) can be loaded without affecting the DAC register(s), the DAC register(s) can be loaded directly, or all four DAC registers can be updated simultaneously from the input registers (Table 1).

Serial-Interface Description
The MAX525 requires 16 bits of serial data. Table 1 lists the serial-interface programming commands. For certain commands, the 12 data bits are "don't cares." Data is sent MSB first and can be sent in two 8-bit packets or one 16-bit word ( $\overline{\mathrm{CS}}$ must remain low until 16 bits are transferred). The serial data is composed of two DAC address bits (A1, A0) and two control bits (C1, C0), followed by the 12 data bits D11...D0 (Figure 4). The 4-bit address/control code determines:

- The register(s) to be updated
- The clock edge on which data is to be clocked out via the serial-data output (DOUT)
- The state of the user-programmable logic output (UPO)
- If the part is to go into shutdown mode (assuming $\overline{\text { PDL }}$ is high)
- How the part is configured when coming out of shutdown mode.

*THE DOUT-SI CONNECTION IS NOT REQUIRED FOR WRITING TO THE MAX525, BUT MAY BE USED FOR READBACK PURPOSES.

Figure 2. Connections for Microwire

*THE DOUT-MISO CONNECTION IS NOT REQUIRED FOR WRITING TO THE MAX525, BUT MAY BE USED FOR READBACK PURPOSES.

Figure 3. Connections for SPI/QSPI


Figure 4. Serial-Data Format

## Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface

Table 1. Serial-Interface Programming Commands

| 16-BIT SERIAL WORD |  |  |  |  | FUNCTION |
| :--- | :--- | :--- | :--- | :--- | :--- |
| A1 | A0 | C1 | C0 | D11...............D0 <br> MSB |  |

" X " = Don't care

Figure 5 shows the serial-interface timing requirements. The chip-select pin ( $\overline{\mathrm{CS}}$ ) must be low to enable the DAC's serial interface. When $\overline{\mathrm{CS}}$ is high, the interface control circuitry is disabled. $\overline{\mathrm{CS}}$ must go low at least tcSs before the rising serial clock (SCLK) edge to properly clock in the first bit. When $\overline{C S}$ is low, data is clocked into the internal shift register via the serial-data input pin (DIN) on SCLK's rising edge. The maximum guaranteed clock frequency is 10 MHz . Data is latched into the appropriate MAX525 input/DAC registers on $\overline{\mathrm{CS}}$ 's rising edge.
The programming command Load-All-DACs-From-ShiftRegister allows all input and DAC registers to be simultaneously loaded with the same digital code from the input shift register. The no operation (NOP) command leaves the register contents unaffected and is useful when the MAX525 is configured in a daisy chain (see the Daisy Chaining Devices section). The command to
change the clock edge on which serial data is shifted out of DOUT also loads data from all input registers to their respective DAC registers.

Serial-Data Output (DOUT)
The serial-data output, DOUT, is the internal shift register's output. The MAX525 can be programmed so that data is clocked out of DOUT on SCLK's rising edge (Mode 1) or falling edge (Mode 0). In Mode 0, output data at DOUT lags input data at DIN by 16.5 clock cycles, maintaining compatibility with Microwire ${ }^{\text {TM }}$, SPITM/QSPI ${ }^{\text {TM }}$, and other serial interfaces. In Mode 1, output data lags input data by 16 clock cycles. On power-up, DOUT defaults to Mode 0 timing.

## User-Programmable Logic Output (UPO)

 The user-programmable logic output, UPO, allows an external device to be controlled via the MAX525 serial interface (Table 1).
# Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface 



Figure 5. Serial-Interface Timing Diagram


Figure 6. Detailed Serial-Interface Timing Diagram

Power-Down Lockout (ㄹDL) The power-down lockout pin PDL disables software shutdown when low. When in shutdown, transitioning PDL from high to low wakes up the part with the output set to the state prior to shutdown. PDL could also be used to asynchronously wake up the device.

## Daisy Chaining Devices

Any number of MAX525s can be daisy chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain (Figure 7).

Since the MAX525's DOUT pin has an internal active pull-up, the DOUT sink/source capability determines the time required to discharge/charge a capacitive load. Refer to the serial-data-out VOH and VOL specifications in the Electrical Characteristics.
Figure 8 shows an alternate method of connecting several MAX525s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy chain. More I/O lines are required in this configuration because a dedicated chip-select input ( $\overline{\mathrm{CS}}$ ) is required for each IC.

## Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface



Figure 7. Daisy-Chaining MAX525s


Figure 8. Multiple MAX525s Sharing a Common DIN Line

# Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface 

## Applications Information

## Unipolar Output

For a unipolar output, the output voltages and the reference inputs have the same polarity. Figure 9 shows the MAX525 unipolar output circuit, which is also the typical operating circuit. Table 2 lists the unipolar output codes.
For rail-to-rail outputs, see Figure 10. This circuit shows the MAX525 with the output amplifiers configured with a closed-loop gain of +2 to provide 0 V to 5 V full-scale range when a 2.5 V reference is used.

Table 2. Unipolar Code Table

| DAC CONTENTS |  | ANALOG OUTPUT |  |
| :---: | :---: | :---: | :---: |
| MSB | LSB | +VREF $\left(\frac{4095}{4096}\right)$ |  |
| 1111 | 1111 | 1111 | $+V_{\text {REF }}\left(\frac{2049}{4096}\right)$ |
| 1000 | 0000 | 0001 | $+V_{\text {REF }}\left(\frac{2048}{4096}\right)=\frac{+ \text { VREF }}{2}$ |
| 0111 | 1111 | 1111 | $+V_{\text {REF }}\left(\frac{2047}{4096}\right)$ |
| 0000 | 0000 | 0001 | $+V_{\text {REF }}\left(\frac{1}{4096}\right)$ |
| 0000 | 0000 | 0000 | 000 |

Table 3. Bipolar Code Table

| DAC CONTENTS |  | ANALOG OUTPUT |  |
| :---: | :---: | :---: | :---: |
| MSB | LSB | +VREF $\left(\frac{2047}{2048}\right)$ |  |
| 1111 | 1111 | 1111 | $+\operatorname{VREF}\left(\frac{1}{2048}\right)$ |
| 1000 | 0000 | 0001 | $0 V$ |
| 1000 | 0000 | 0000 | $-\operatorname{VREF}\left(\frac{1}{2048}\right)$ |
| 0111 | 1111 | 1111 | $-\operatorname{VREF}\left(\frac{2047}{2048}\right)$ |
| 0000 | 0000 | 0001 | $-\operatorname{VREF}\left(\frac{2048}{2048}\right)=-V_{\text {REF }}$ |
| 000 | 0000 | 0000 |  |

Note: $1 \mathrm{LSB}=\left(\mathrm{V}_{\text {REF }}\right)\left(\frac{1}{4096}\right)$

Bipolar Output
The MAX525 outputs can be configured for bipolar operation using Figure 11's circuit.
VOUT = VREF [(2NB / 4096) - 1]
where NB is the numeric value of the DAC's binary input code. Table 3 shows digital codes (offset binary) and corresponding output voltages for Figure 11's circuit.


Figure 9. Unipolar Output Circuit

## Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface



Figure 10. Unipolar Rail-to-Rail Output Circuit


Figure 11. Bipolar Output Circuit

## Using an AC Reference

In applications where the reference has AC signal components, the MAX525 has multiplying capability within the reference input range specifications. Figure 12 shows a technique for applying a sine-wave signal to the reference input where the AC signal is offset before being applied to REFAB/REFCD. The reference voltage must never be more negative than DGND.
The MAX525's total harmonic distortion plus noise (THD $+N$ ) is typically less than -72 dB , given a $1 \mathrm{Vp}-\mathrm{p}$ signal swing and input frequencies up to 25 kHz . The typical -3dB frequency is 650 kHz , as shown in the Typical Operating Characteristics graphs

## Digitally Programmable Current Source

 The circuit of Figure 13 places an NPN transistor (2N3904 or similar) within the op-amp feedback loop to implement a digitally programmable, unidirectional current source. This circuit can be used to drive 4 mA to 20 mA current loops, which are commonly used in industrial-control applications. The output current is calculated with the following equation:IOUT = (VREF / R) x (NB / 4096)
where NB is the numeric value of the DAC's binary input code and $R$ is the sense resistor shown in Figure 13.


Figure 12. AC Reference Input Circuit

# Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface 



Figure 13. Digitally Programmable Current Source

Power-Supply Considerations
On power-up, all input and DAC registers are cleared (set to zero code) and DOUT is in Mode 0 (serial data is shifted out of DOUT on the clock's falling edge).
For rated MAX525 performance, limit REFAB/REFCD to less than 1.4 V below VDD. Bypass VDD with a $4.7 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor to AGND. Use short lead lengths and place the bypass capacitors as close to the supply pins as possible.

Grounding and Layout Considerations Digital or AC transient signals between AGND and DGND can create noise at the analog outputs. Tie AGND and DGND together at the DAC, then tie this point to the highest-quality ground available.
Good printed circuit board ground layout minimizes crosstalk between DAC outputs, reference inputs, and digital inputs. Reduce crosstalk by keeping analog lines away from digital lines. Wire-wrapped boards are not recommended.

Pin Configuration

TOP VIEN


Low-Power, Quad, 12-Bit Voltage-Output DAC with Serial Interface

Chip Information
TRANSISTOR COUNT: 4337

| PART | TEMP. RANGE | PIN-PACKAGE | INL <br> (LSBs) |
| :---: | ---: | :--- | :--- |
| MAX525BC/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ | $\pm 1$ |
| MAX525AEPP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Plastic DIP | $\pm 1 / 2$ |
| MAX525BEPP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Plastic DIP | $\pm 1$ |
| MAX525AEAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1 / 2$ |
| MAX525BEAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1$ |
| MAX525AMJP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $20 \mathrm{CERDIP**}$ | $\pm 1 / 2$ |
| MAX525BMJP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $20 \mathrm{CERDIP**}$ | $\pm 1$ |

* Dice are specified at $T_{A}=+25^{\circ} \mathrm{C}, D C$ parameters only.
**Contact factory for availability and processing to MIL-STD-883.


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

# 12-Bit, 4-Channel Serial Output Sampling ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- SINGLE SUPPLY: 2.7V to 5V
- 4-CHANNEL SINGLE-ENDED OR 2-CHANNEL DIFFERENTIAL INPUT
- UP TO 200kHz CONVERSION RATE
- $\pm 1$ LSB MAX INL AND DNL
- GUARANTEED NO MISSING CODES
- 72dB SINAD
- SERIAL INTERFACE
- DIP-16 OR SSOP-16 PACKAGE
- ALTERNATE SOURCE FOR MAX1247


## APPLICATIONS

- DATA ACQUISITION
- TEST AND MEASUREMENT
- INDUSTRIAL PROCESS CONTROL
- PERSONAL DIGITAL ASSISTANTS
- BATTERY-POWERED SYSTEMS


## DESCRIPTION

The ADS7841 is a 4 -channel, 12-bit sampling Analog-toDigital Converter (ADC) with a synchronous serial interface. The resolution is programmable to either 8 bits or 12 bits. Typical power dissipation is 2 mW at a 200 kHz throughput rate and $\mathrm{a}+5 \mathrm{~V}$ supply. The reference voltage $\left(\mathrm{V}_{\text {REF }}\right)$ can be varied between 100 mV and $\mathrm{V}_{\mathrm{CC}}$, providing a corresponding input voltage range of 0 V to $\mathrm{V}_{\mathrm{REF}}$. The device includes a shutdown mode which reduces power dissipation to under $15 \mu \mathrm{~W}$. The ADS7841 is guaranteed down to 2.7 V operation.
Low power, high speed, and on-board multiplexer make the ADS7841 ideal for battery operated systems such as personal digital assistants, portable multi-channel data loggers, and measurement equipment. The serial interface also provides low-cost isolation for remote data acquisition. The ADS7841 is available in a DIP-16 or a SSOP-16 package and is guaranteed over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


## SPECIFICATION: +5V

At $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+5 \mathrm{~V}$, $\mathrm{f}_{\text {SAMPLE }}=200 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=16 \cdot \mathrm{f}_{\text {SAMPLE }}=3.2 \mathrm{MHz}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS7841E, P |  |  | ADS7841EB, PB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG INPUT <br> Full-Scale Input Span Absolute Input Range <br> Capacitance <br> Leakage Current | Positive Input - Negative Input <br> Positive Input <br> Negative Input | $\begin{gathered} 0 \\ -0.2 \\ -0.2 \end{gathered}$ | $\begin{aligned} & 25 \\ & \pm 1 \end{aligned}$ | $\begin{gathered} V_{\text {REF }} \\ +V_{\mathrm{CC}}+0.2 \\ +1.25 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | V <br> V <br> V <br> pF <br> $\mu \mathrm{A}$ |
| SYSTEM PERFORMANCE <br> Resolution <br> No Missing Codes Integral Linearity Error Differential Linearity Error Offset Error Offset Error Match <br> Gain Error <br> Gain Error Match <br> Noise <br> Power Supply Rejection |  | 12 | $\begin{array}{r} 12 \\ \pm 0.8 \\ 0.15 \\ \\ 0.1 \\ 30 \\ 70 \end{array}$ | $\begin{aligned} & \pm 2 \\ & \\ & \pm 3 \\ & 1.0 \\ & \pm 4 \\ & 1.0 \end{aligned}$ | 12 | $\begin{gathered} * \\ \pm 0.5 \\ * \\ * \\ * \\ * \end{gathered}$ | $\begin{gathered} \pm 1 \\ \pm 1 \\ * \\ * \\ \pm 3 \\ * \end{gathered}$ | $\begin{gathered} \text { Bits } \\ \text { Bits } \\ \text { LSB }{ }^{(1)} \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \mu \mathrm{Vrms} \\ \text { dB } \end{gathered}$ |
| SAMPLING DYNAMICS <br> Conversion Time <br> Acquisition Time <br> Throughput Rate <br> Multiplexer Settling Time <br> Aperture Delay <br> Aperture Jitter |  | 3 | $\begin{gathered} 500 \\ 30 \\ 100 \end{gathered}$ | $\begin{gathered} 12 \\ 200 \end{gathered}$ | * | * | * <br> * | Clk Cycles Clk Cycles kHz ns ns ps |
| DYNAMIC CHARACTERISTICS <br> Total Harmonic Distortion ${ }^{(2)}$ Signal-to-(Noise + Distortion) Spurious Free Dynamic Range Channel-to-Channel Isolation | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz} \\ & \mathrm{~V}_{\mathbb{I N}}=5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz} \\ & \mathrm{~V}_{\mathbb{I N}}=5 \mathrm{Vp}-\mathrm{p} \text { at } 50 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 68 \\ & 72 \end{aligned}$ | $\begin{gathered} -78 \\ 71 \\ 79 \\ 120 \end{gathered}$ | -72 | $\begin{aligned} & 70 \\ & 76 \end{aligned}$ | $\begin{gathered} -80 \\ 72 \\ 81 \\ * \end{gathered}$ | -76 | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| REFERENCE INPUT <br> Range <br> Resistance Input Current | DCLK Static $\begin{gathered} \mathrm{f}_{\text {SAMPLE }}=12.5 \mathrm{kHz} \\ \text { DCLK Static } \end{gathered}$ | 0.1 | $\begin{gathered} 5 \\ 40 \\ 2.5 \\ 0.001 \end{gathered}$ | $\begin{gathered} +V_{C C} \\ 100 \\ 3 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * <br> * | V G $\Omega$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| DIGITAL INPUT/OUTPUT <br> Logic Family Logic Levels $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ <br> Data Format | $\begin{aligned} & \left\|\mathrm{I}_{\mathrm{IH}}\right\| \leq+5 \mu \mathrm{~A} \\ & \left\|\mathrm{I}_{\mathrm{IL}}\right\| \leq+5 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 3.0 \\ -0.3 \\ 3.5 \end{gathered}$ | CMOS <br> aight Bin | $\begin{gathered} 5.5 \\ +0.8 \\ \\ \\ 0.4 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * <br> * | * <br> * <br> * | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER SUPPLY REQUIREMENTS $+V_{\text {CC }}$ <br> Quiescent Current <br> Power Dissipation | Specified Performance $\begin{gathered} \mathrm{f}_{\mathrm{SAMPLE}}=12.5 \mathrm{kHz} \\ \text { Power-Down Mode }{ }^{(3)}, \overline{\mathrm{CS}}=+\mathrm{V}_{\mathrm{CC}} \end{gathered}$ | 4.75 | $\begin{aligned} & 550 \\ & 300 \end{aligned}$ | $\begin{gathered} 5.25 \\ 900 \\ \\ 3 \\ 4.5 \end{gathered}$ | * | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{~mW} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specified Performance |  | -40 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |

* Same specifications as ADS7841E, P.

NOTE: (1) LSB means Least Significant Bit. With $\mathrm{V}_{\text {REF }}$ equal to +5.0 V , one LSB is 1.22 mV . (2) First five harmonics of the test frequency. (3) Auto power-down mode (PD1 $=$ PD0 $=0$ ) active or $\overline{\text { SHDN }}=$ GND.

## SPECIFICATION: +2.7V

At $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}$, $\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}$, $\mathrm{f}_{\text {SAMPLE }}=125 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=16 \cdot \mathrm{f}_{\mathrm{SAMPLE}}=2 \mathrm{MHz}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS7841E, P |  |  | ADS7841EB, PB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG INPUT <br> Full-Scale Input Span Absolute Input Range <br> Capacitance Leakage Current | Positive Input - Negative Input <br> Positive Input <br> Negative Input | $\begin{gathered} 0 \\ -0.2 \\ -0.2 \end{gathered}$ | $\begin{aligned} & 25 \\ & \pm 1 \end{aligned}$ | $\begin{gathered} V_{\text {REF }} \\ +V_{\mathrm{CC}}+0.2 \\ +0.2 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & \text { } \\ & \text { K } \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mu \mathrm{~A} \end{gathered}$ |
| SYSTEM PERFORMANCE <br> Resolution <br> No Missing Codes <br> Integral Linearity Error <br> Differential Linearity Error <br> Offset Error <br> Offset Error Match <br> Gain Error <br> Gain Error Match <br> Noise <br> Power Supply Rejection |  | 12 | $\begin{array}{r} 12 \\ \pm 0.8 \\ 0.15 \\ \\ 0.1 \\ 30 \\ 70 \end{array}$ | $\begin{aligned} & \pm 2 \\ & \pm 3 \\ & 1.0 \\ & \pm 4 \\ & 1.0 \end{aligned}$ | 12 | $\begin{gathered} * \\ \pm 0.5 \\ * \\ * \\ * \\ * \end{gathered}$ | $\begin{gathered} \pm 1 \\ \pm 1 \\ * \\ * \\ * \\ \pm 3 \\ * \end{gathered}$ | $\begin{gathered} \text { Bits } \\ \text { Bits } \\ \text { LSB }{ }^{(1)} \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \mu \text { Vrms } \\ \text { dB } \end{gathered}$ |
| SAMPLING DYNAMICS <br> Conversion Time Acquisition Time Throughput Rate Multiplexer Settling Time Aperture Delay Aperture Jitter |  | 3 | $\begin{gathered} 500 \\ 30 \\ 100 \\ \hline \end{gathered}$ | $\begin{gathered} 12 \\ 125 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * <br> * | Clk Cycles Clk Cycles kHz ns ns ps |
| DYNAMIC CHARACTERISTICS <br> Total Harmonic Distortion ${ }^{(2)}$ Signal-to-(Noise + Distortion) Spurious Free Dynamic Range Channel-to-Channel Isolation | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}=2.5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz}}^{\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz}} \\ & \mathrm{~V}_{\text {IN }}=2.5 \mathrm{Vp}-\mathrm{p} \text { at } 10 \mathrm{kHz} \\ & \mathrm{~V}_{\text {IN }}=2.5 \mathrm{Vp}-\mathrm{p} \text { at } 50 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 68 \\ & 72 \end{aligned}$ | $\begin{gathered} -77 \\ 71 \\ 78 \\ 100 \end{gathered}$ | -72 | $\begin{aligned} & 70 \\ & 76 \end{aligned}$ | $\begin{gathered} -79 \\ 72 \\ 80 \\ * \end{gathered}$ | -76 | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| REFERENCE INPUT <br> Range <br> Resistance Input Current | DCLK Static $\begin{gathered} \mathrm{f}_{\text {SAMPLE }}=12.5 \mathrm{kHz} \\ \text { DCLK Static } \end{gathered}$ | 0.1 | $\begin{gathered} 5 \\ 13 \\ 2.5 \\ 0.001 \end{gathered}$ | $\begin{gathered} +V_{\mathrm{CC}} \\ 40 \\ 3 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * <br> * | $\begin{gathered} \mathrm{V} \\ \mathrm{G} \Omega \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |
| DIGITAL INPUT/OUTPUT <br> Logic Family Logic Levels <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\mathrm{IL}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ <br> Data Format | $\begin{aligned} & \left\|\mathrm{I}_{\mathrm{IH}}\right\| \leq+5 \mu \mathrm{~A} \\ & \left\|\mathrm{I}_{\mathrm{IL}}\right\| \leq+5 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=250 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} +\mathrm{V}_{\mathrm{CC}} \cdot 0.7 \\ \quad-0.3 \\ +\mathrm{V}_{\mathrm{CC}} \cdot 0.8 \end{gathered}$ | CMOS <br> aight Bin | $\begin{gathered} 5.5 \\ +0.8 \\ \\ \\ \\ \\ \text { ry } \end{gathered}$ | * | * <br> * | * <br> * <br> * | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER SUPPLY REQUIREMENTS $+V_{\text {CC }}$ <br> Quiescent Current <br> Power Dissipation | Specified Performance $\begin{gathered} \mathrm{f}_{\mathrm{SAMPLE}}=12.5 \mathrm{kHz} \\ \text { Power-Down Mode }{ }^{(3)}, \overline{\mathrm{CS}}=+\mathrm{V}_{\mathrm{CC}} \end{gathered}$ | 2.7 | $\begin{aligned} & 280 \\ & 220 \end{aligned}$ | $\begin{gathered} 3.6 \\ 650 \\ \\ 3 \\ 1.8 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{~mW} \end{gathered}$ |
| TEMPERATURE RANGE Specified Performance |  | -40 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |

* Same specifications as ADS7841E, P.

NOTE: (1) LSB means Least Significant Bit. With $V_{\text {REF }}$ equal to +2.5 V , one LSB is 610 mV . (2) First five harmonics of the test frequency. (3) Auto power-down mode (PD1 $=$ PD0 $=0$ ) active or $\overline{\mathrm{SHDN}}=$ GND.


## PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $+\mathrm{V}_{\text {CC }}$ | Power Supply, 2.7V to 5V. |
| 2 | CHO | Analog Input Channel 0. |
| 3 | CH 1 | Analog Input Channel 1. |
| 4 | CH2 | Analog Input Channel 2. |
| 5 | CH3 | Analog Input Channel 3. |
| 6 | COM | Ground Reference for Analog Inputs. Sets zero code voltage in single-ended mode. Connect this pin to ground or ground reference point. |
| 7 | $\overline{\text { SHDN }}$ | Shutdown. When LOW, the device enters a very low power shutdown mode. |
| 8 | $V_{\text {REF }}$ | Voltage Reference Input |
| 9 | $+\mathrm{V}_{\text {CC }}$ | Power Supply, 2.7V to 5V. |
| 10 | GND | Ground |
| 11 | MODE | Conversion Mode. When LOW, the device always performs a 12-bit conversion. When HIGH, the resolution is set by the MODE bit in the CONTROL byte. |
| 12 | DOUT | Serial Data Output. Data is shifted on the falling edge of DCLK. This output is high impedance when $\overline{\mathrm{CS}}$ is HIGH. |
| 13 | BUSY | Busy Output. This output is high impedance when $\overline{\mathrm{CS}}$ is HIGH. |
| 14 | DIN | Serial Data Input. If $\overline{C S}$ is LOW, data is latched on rising edge of DCLK. |
| 15 | $\overline{\mathrm{CS}}$ | Chip Select Input. Controls conversion timing and enables the serial input/output register. |
| 16 | DCLK | External Clock Input. This clock runs the SAR conversion process and synchronizes serial data I/O. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| + $\mathrm{V}_{\text {CC }}$ to GND .............................................................. -0.3 V to +6V |  |
| :---: | :---: |
| Analog Inputs to GND | -0.3 V to $+\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Digital Inputs to GND | -0.3 V to +6 V |
| Power Dissipation | . 250 mW |
| Maximum Junction Temperature | .. $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | ..... $+300^{\circ} \mathrm{C}$ |

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## - ELECTROSTATIC UUA DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION

| PACKAGE | PACKAGE <br> DRAWING <br> NUMBER | ORDERING <br> NUMBER $^{(1)}$ | TRANSPORT <br> MEDIA |
| :---: | :---: | :---: | :---: |
| 16-Lead SSOP | 322 | ADS7841E <br> $"$ | Rails <br> 16-Pin PDIP |
| 16-Lead SSOP | 180 | ADS7841E/2K5 | Tape and Reel |
| $"$ | 322 | ADS7841P | Rails |
| 16-Pin PDIP | 180 | ADS7841EB | Rails |
| ADS7841EB/2K5 | Tape and Reel |  |  |
| Rails |  |  |  |

NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "ADS7841E/2K5" will get a single 2500-piece Tape and Reel.

## TYPICAL PERFORMANCE CURVES:+5V

At $T_{A}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=200 \mathrm{kHz}$, and $\mathrm{f}_{\text {CLK }}=16 \cdot \mathrm{f}_{\text {SAMPLE }}=3.2 \mathrm{MHz}$, unless otherwise noted.


## TYPICAL PERFORMANCE CURVES:+2.7V

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=125 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=16 \cdot \mathrm{f}_{\mathrm{SAMPLE}}=2 \mathrm{MHz}$, unless otherwise noted.

FREQUENCY SPECTRUM
(4096 Point FFT; $\mathrm{f}_{\mathrm{IN}}=1,129 \mathrm{~Hz},-0.2 \mathrm{~dB}$ )


SIGNAL-TO-NOISE RATIO AND SIGNAL-TO(NOISE+DISTORTION) vs INPUT FREQUENCY



FREQUENCY SPECTRUM
(4096 Point FFT; $\mathrm{f}_{\mathrm{IN}}=10.6 \mathrm{kHz},-0.2 \mathrm{~dB}$ )


SPURIOUS FREE DYNAMIC RANGE AND TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY


CHANGE IN SIGNAL-TO-(NOISE+DISTORTION)


## TYPICAL PERFORMANCE CURVES:+2.7V (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=125 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=16 \cdot \mathrm{f}_{\text {SAMPLE }}=2 \mathrm{MHz}$, unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=125 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=16 \cdot \mathrm{f}_{\text {SAMPLE }}=2 \mathrm{MHz}$, unless otherwise noted.





## THEORY OF OPERATION

The ADS7841 is a classic successive approximation register (SAR) analog-to-digital (A/D) converter. The architecture is based on capacitive redistribution which inherently includes a sample/hold function. The converter is fabricated on a $0.6 \mu \mathrm{~s}$ CMOS process.

The basic operation of the ADS7841 is shown in Figure 1. The device requires an external reference and an external clock. It operates from a single supply of 2.7 V to 5.25 V . The external reference can be any voltage between 100 mV and $+\mathrm{V}_{\mathrm{CC}}$. The value of the reference voltage directly sets the input range of the converter. The average reference input current depends on the conversion rate of the ADS7841.

The analog input to the converter is differential and is provided via a four-channel multiplexer. The input can be provided in reference to a voltage on the COM pin (which is generally ground) or differentially by using two of the four input channels ( $\mathrm{CH} 0-\mathrm{CH} 3$ ). The particular configuration is selectable via the digital interface.

## ANALOG INPUT

Figure 2 shows a block diagram of the input multiplexer on the ADS7841. The differential input of the converter is derived from one of the four inputs in reference to the COM pin or two of the four inputs. Table I and Table II show the relationship between the A2, A1, A0, and SGL/DIF control bits and the configuration of the analog multiplexer. The control bits are provided serially via the DIN pin, see the Digital Interface section of this data sheet for more details.
When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs (see Figure 2) is captured on the internal capacitor array. The voltage on the -IN input is limited between -0.2 V and 1.25 V , allowing the input to reject small signals which are common to both the +IN and -IN input. The +IN input has a range of -0.2 V to $+\mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$.

The input current on the analog inputs depends on the conversion rate of the device. During the sample period, the source must charge the internal sampling capacitor (typically 25 pF ). After the capacitor has been fully charged, there is no further input current. The rate of charge transfer from the analog source to the converter is a function of conversion rate.

| A2 | A1 | A0 | CH0 | CH1 | CH2 | CH3 | COM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $+\mathrm{IN}$ |  |  |  | ${ }_{-1 \mathrm{~N}}$ |
| 1 | 0 | 1 |  | +IN |  |  | -IN |
| 0 | 1 | 0 |  |  | +IN |  | -IN |
| 1 | 1 | 0 |  |  |  | +IN | -IN |

TABLE I. Single-Ended Channel Selection (SGL/DIF HIGH).

| A2 | A1 | A0 | CH0 | CH1 | CH2 | CH3 | COM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $+\mathbb{N}$ | -IN |  |  |  |
| 1 | 0 | 1 | $-\mathbb{N}$ | $+\mathbb{N}$ |  |  |  |
| 0 | 1 | 0 |  |  | $+\mathbb{N}$ | $-\mathbb{N}$ |  |
| 1 | 1 | 0 |  |  | $-\mathbb{N}$ | $+\mathbb{N}$ |  |

TABLE II. Differential Channel Control (SGL/DIF LOW).


FIGURE 2. Simplified Diagram of the Analog Input.


FIGURE 1. Basic Operation of the ADS7841.

## REFERENCE INPUT

The external reference sets the analog input range. The ADS7841 will operate with a reference in the range of 100 mV to $+\mathrm{V}_{\mathrm{CC}}$. Keep in mind that the analog input is the difference between the +IN input and the -IN input as shown in Figure 2. For example, in the single-ended mode, a 1.25 V reference, and with the COM pin grounded, the selected input channel (CH0-CH3) will properly digitize a signal in the range of 0 V to 1.25 V . If the COM pin is connected to 0.5 V , the input range on the selected channel is 0.5 V to 1.75 V .
There are several critical items concerning the reference input and its wide voltage range. As the reference voltage is reduced, the analog voltage weight of each digital output code is also reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 4096. Any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced. For example, if the offset of a given converter is 2 LSBs with a 2.5 V reference, then it will typically be 10 LSBs with a 0.5 V reference. In each case, the actual offset of the device is the same, 1.22 mV .

Likewise, the noise or uncertainty of the digitized output will increase with lower LSB size. With a reference voltage of 100 mV , the LSB size is $24 \mu \mathrm{~V}$. This level is below the internal noise of the device. As a result, the digital output code will not be stable and vary around a mean value by a number of LSBs. The distribution of output codes will be gaussian and the noise can be reduced by simply averaging consecutive conversion results or applying a digital filter.
With a lower reference voltage, care should be taken to provide a clean layout including adequate bypassing, a clean (low noise, low ripple) power supply, a low-noise reference, and a low-noise input signal. Because the LSB size is lower, the converter will also be more sensitive to nearby digital signals and electromagnetic interference.

The voltage into the $\mathrm{V}_{\text {REF }}$ input is not buffered and directly drives the capacitor digital-to-analog converter (CDAC) portion of the ADS7841. Typically, the input current is $13 \mu \mathrm{~A}$ with a 2.5 V reference. This value will vary by microamps depending on the result of the conversion. The reference current diminishes directly with both conversion rate and reference voltage. As the current from the reference is drawn on each bit decision, clocking the converter more quickly during a given conversion period will not reduce overall current drain from the reference.

## DIGITAL INTERFACE

Figure 3 shows the typical operation of the ADS7841's digital interface. This diagram assumes that the source of the digital signals is a microcontroller or digital signal processor with a basic serial interface (note that the digital inputs are over-voltage tolerant up to 5.5 V , regardless of $+\mathrm{V}_{\mathrm{CC}}$ ). Each communication between the processor and the converter consists of eight clock cycles. One complete conversion can be accomplished with three serial communications, for a total of 24 clock cycles on the DCLK input.
The first eight clock cycles are used to provide the control byte via the DIN pin. When the converter has enough information about the following conversion to set the input multiplexer appropriately, it enters the acquisition (sample) mode. After three more clock cycles, the control byte is complete and the converter enters the conversion mode. At this point, the input sample/hold goes into the hold mode. The next twelve clock cycles accomplish the actual analog-to-digital conversion. A thirteenth clock cycle is needed for the last bit of the conversion result. Three more clock cycles are needed to complete the last byte (DOUT will be LOW). These will be ignored by the converter.


FIGURE 3. Conversion Timing, 24-Clocks per Conversion, 8-Bit Bus Interface. No DCLK delay required with dedicated serial port.

## Control Byte

Also shown in Figure 3 is the placement and order of the control bits within the control byte. Tables III and IV give detailed information about these bits. The first bit, the 'S' bit, must always be HIGH and indicates the start of the control byte. The ADS7841 will ignore inputs on the DIN pin until the start bit is detected. The next three bits (A2-A0) select the active input channel or channels of the input multiplexer (see Tables I and II and Figure 2).

| Bit 7 <br> (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 <br> (LSB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | A2 | A1 | A0 | MODE | SGL/DIF | PD1 | PD0 |

TABLE III. Order of the Control Bits in the Control Byte.
\(\left.$$
\begin{array}{|c|c|l|}\hline \text { BIT } & \text { NAME } & \text { DESCRIPTION } \\
\hline 7 & \text { S } & \begin{array}{l}\text { Start Bit. Control byte starts with first HIGH bit on } \\
\text { DIN. A new control byte can start every 15th clock } \\
\text { cycle in 12-bit conversion mode or every 11th clock } \\
\text { cycle in 8-bit conversion mode. } \\
\text { Channel Select Bits. Along with the SGL/DIF bit, } \\
\text { these bits control the setting of the multiplexer input } \\
\text { as detailed in Tables I and II. }\end{array}
$$ <br>
3-4 \& A2-A0 <br>

12-Bit/8-Bit Conversion Select Bit. If the MODE pin\end{array}\right\}\)| MS HIGH, this bit controls the number of bits for the |
| :--- |
| next conversion: 12-bits (LOW) or 8-bits (HIGH). If |
| the MODE pin is LOW, this bit has no function and |
| the conversion is always 12 bits. |
| Single-Ended/Differential Select Bit. Along with bits |
| A2-A0, this bit controls the setting of the multiplexer |
| input as detailed in Tables I and II. |
| Power-Down Mode Select Bits. See Table V for |
| details. |

TABLE IV. Descriptions of the Control Bits within the Control Byte.

The MODE bit and the MODE pin work together to determine the number of bits for a given conversion. If the MODE pin is LOW, the converter always performs a 12-bit conversion regardless of the state of the MODE bit. If the MODE pin is HIGH, then the MODE bit determines the
number of bits for each conversion, either 12 bits (LOW) or 8 bits (HIGH).
The SGL/DIF bit controls the multiplexer input mode: either single-ended (HIGH) or differential (LOW). In single-ended mode, the selected input channel is referenced to the COM pin. In differential mode, the two selected inputs provide a differential input. See Tables I and II and Figure 2 for more information. The last two bits (PD1-PD0) select the powerdown mode as shown in Table V. If both inputs are HIGH, the device is always powered up. If both inputs are LOW, the device enters a power-down mode between conversions. When a new conversion is initiated, the device will resume normal operation instantly-no delay is needed to allow the device to power up and the very first conversion will be valid.

## 16-Clocks per Conversion

The control bits for conversion $n+1$ can be overlapped with conversion ' $n$ ' to allow for a conversion every 16 clock cycles, as shown in Figure 4. This figure also shows possible serial communication occurring with other serial peripherals between each byte transfer between the processor and the converter. This is possible provided that each conversion completes within 1.6 ms of starting. Otherwise, the signal that has been captured on the input sample/hold may droop enough to affect the conversion result. In addition, the ADS7841 is fully powered while other serial communications are taking place.

| PD1 | PD0 | Description |
| :---: | :---: | :--- |
| 0 | 0 | Power-down between conversions. When each <br> conversion is finished, the converter enters a low <br> power mode. At the start of the next conversion, <br> the device instantly powers up to full power. There <br> is no need for additional delays to assure full <br> operation and the very first conversion is valid. |
| 0 | 1 | Reserved for future use. <br> 1 |
| 1 | 1 | Reserved for future use. <br> No power-down between conversions, device al- <br> ways powered. |

TABLE V. Power-Down Selection.


FIGURE 4. Conversion Timing, 16-Clocks per Conversion, 8-bit Bus Interface. No DCLK delay required with dedicated serial port.

## Digital Timing

Figure 5 and Tables VI and VII provide detailed timing for the digital interface of the ADS7841.

## 15-Clocks per Conversion

Figure 6 provides the fastest way to clock the ADS7841. This method will not work with the serial interface of most

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ACO }}$ | Acquisition Time | 1.5 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | DIN Valid Prior to DCLK Rising | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | DIN Hold After DCLK HIGH | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{DO}}$ | DCLK Falling to DOUT Valid |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{DV}}$ | $\overline{\text { CS }}$ Falling to DOUT Enabled |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{TR}}$ | CS Rising to DOUT Disabled |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{CSS}}$ | $\overline{\mathrm{CS}}$ Falling to First DCLK Rising | 100 |  |  | ns |
| $\mathrm{t}_{\text {CSH }}$ | $\overline{\mathrm{CS}}$ Rising to DCLK Ignored | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | DCLK HIGH | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | DCLK LOW | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{BD}}$ | DCLK Falling to BUSY Rising |  |  | 200 | ns |
| $\mathrm{t}_{\text {BDV }}$ | $\overline{\text { CS }}$ Falling to BUSY Enabled |  |  | 200 | ns |
| $\mathrm{t}_{\text {BTR }}$ | CS Rising to BUSY Disabled |  |  | 200 | ns |

TABLE VI. Timing Specifications $\left(+V_{C C}=+2.7 \mathrm{~V}\right.$ to 3.6 V , $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{LOAD}}=50 \mathrm{pF}\right)$.
microcontrollers and digital signal processors as they are generally not capable of providing 15 clock cycles per serial transfer. However, this method could be used with field programmable gate arrays (FPGAs) or application specific integrated circuits (ASICs). Note that this effectively increases the maximum conversion rate of the converter beyond the values given in the specification tables, which assume 16 clock cycles per conversion.

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ACQ}}$ | Acquisition Time | 900 |  |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | DIN Valid Prior to DCLK Rising | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | DIN Hold After DCLK HIGH | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{DO}}$ | DCLK Falling to DOUT Valid |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{DV}}$ | $\overline{\mathrm{CS}}$ Falling to DOUT Enabled |  |  | 70 | ns |
| $\mathrm{t}_{\mathrm{TR}}$ | $\overline{\mathrm{CS}}$ Rising to DOUT Disabled |  |  | 70 | ns |
| $\mathrm{t}_{\mathrm{CSS}}$ | $\overline{\mathrm{CS}}$ Falling to First DCLK Rising | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | $\overline{\mathrm{CS}}$ Rising to DCLK Ignored | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | DCLK HIGH | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | DCLK LOW | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{BD}}$ | DCLK Falling to BUSY Rising |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{BDV}}$ | $\overline{\mathrm{CS}}$ Falling to BUSY Enabled |  |  | 70 | ns |
| $\mathrm{t}_{\mathrm{BTR}}$ | $\overline{\mathrm{CS}}$ Rising to BUSY Disabled |  |  | 70 | ns |

TABLE VII. Timing Specifications $\left(+\mathrm{V}_{\mathrm{CC}}=+4.75 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{LOAD}}=50 \mathrm{pF}\right)$.


FIGURE 5. Detailed Timing Diagram.


FIGURE 6. Maximum Conversion Rate, 15-Clocks per Conversion.

## Data Format

The ADS7841 output data is in straight binary format as shown in Figure 7. This figure shows the ideal output code for the given input voltage and does not include the effects of offset, gain, or noise.


FIGURE 7. Ideal Input Voltages and Output Codes.

## 8-Bit Conversion

The ADS7841 provides an 8 -bit conversion mode that can be used when faster throughput is needed and the digital result is not as critical. By switching to the 8 -bit mode, a conversion is complete four clock cycles earlier. This could be used in conjunction with serial interfaces that provide a 12-bit transfer or two conversions could be accomplished with three 8 -bit transfers. Not only does this shorten each conversion by four bits ( $25 \%$ faster throughput), but each conversion can actually occur at a faster clock rate. This is because the internal settling time of the ADS7841 is not as critical, settling to better than 8 bits is all that is needed. The clock rate can be as much as $50 \%$ faster. The faster clock rate and fewer clock cycles combine to provide a $2 x$ increase in conversion rate.

## POWER DISSIPATION

There are three power modes for the ADS7841: full power $(P D 1-$ PD0 $=11 \mathrm{~B})$, auto power-down $(\mathrm{PD} 1-\mathrm{PD} 0=00 \mathrm{~B})$, and shutdown ( $\overline{\mathrm{SHDN}}$ LOW). The affects of these modes varies depending on how the ADS7841 is being operated. For example, at full conversion rate and 16 clocks per conversion, there is very little difference between full power mode and auto power-down. Likewise, if the device has entered auto power-down, a shutdown ( $\overline{\mathrm{SHDN}} \mathrm{LOW}$ ) will not lower power dissipation.
When operating at full-speed and 16 -clocks per conversion (as shown in Figure 4), the ADS7841 spends most of its time acquiring or converting. There is little time for auto powerdown, assuming that this mode is active. Thus, the difference between full power mode and auto power-down is
negligible. If the conversion rate is decreased by simply slowing the frequency of the DCLK input, the two modes remain approximately equal. However, if the DCLK frequency is kept at the maximum rate during a conversion, but conversion are simply done less often, then the difference between the two modes is dramatic. Figure 8 shows the difference between reducing the DCLK frequency ("scaling" DCLK to match the conversion rate) or maintaining DCLK at the highest frequency and reducing the number of conversion per second. In the later case, the converter spends an increasing percentage of its time in power-down mode (assuming the auto power-down mode is active).
If DCLK is active and $\overline{\mathrm{CS}}$ is LOW while the ADS7841 is in auto power-down mode, the device will continue to dissipate some power in the digital logic. The power can be reduced to a minimum by keeping $\overline{\mathrm{CS}} \mathrm{HIGH}$. The differences in supply current for these two cases are shown in Figure 9.

Operating the ADS7841 in auto power-down mode will result in the lowest power dissipation, and there is no conversion time "penalty" on power-up. The very first conversion will be valid. $\overline{\text { SHDN }}$ can be used to force an immediate power-down.


FIGURE 8. Supply Current vs Directly Scaling the Frequency of DCLK with Sample Rate or Keeping DCLK at the Maximum Possible Frequency.


FIGURE 9. Supply Current vs State of $\overline{\mathrm{CS}}$.

## LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7841 circuitry. This is particularly true if the reference voltage is low and/or the conversion rate is high.
The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Thus, during any single conversion for an $n$-bit SAR converter, there are $n$ "windows" in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. The error can change if the external event changes in time with respect to the DCLK input.
With this in mind, power to the ADS7841 should be clean and well bypassed. A $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor should be placed as close to the device as possible. In addition, a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ capacitor and a $5 \Omega$ or $10 \Omega$ series resistor may be used to lowpass filter a noisy supply.

The reference should be similarly bypassed with a $0.1 \mu \mathrm{~F}$ capacitor. Again, a series resistor and large capacitor can be used to lowpass filter the reference voltage. If the reference voltage originates from an op amp, make sure that it can drive the bypass capacitor without oscillation (the series resistor can help in this case). The ADS7841 draws very little current from the reference on average, but it does place larger demands on the reference circuitry over short periods of time (on each rising edge of DCLK during a conversion).
The ADS7841 architecture offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high frequency noise can be filtered out as discussed in the previous paragraph, voltage variation due to line frequency $(50 \mathrm{~Hz}$ or 60 Hz ) can be difficult to remove.

The GND pin should be connected to a clean ground point. In many cases, this will be the "analog" ground. Avoid connections which are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power supply entry point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:
Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

## LM4051

## Precision Micropower Shunt Voltage Reference

## General Description

Ideal for space critical applications, the LM4051 precision voltage reference is available in the sub-miniature ( $3 \mathrm{~mm} \times$ 1.3 mm ) SSOT-23 surface-mount package. The LM4051's advanced design eliminates the need for an external stabilizing capacitor while ensuring stability with any capacitive load, thus making the LM4051 easy to use. Further reducing design effort is the availability of a fixed ( 1.225 V ) and adjustable reverse breakdown voltage. The minimum operating current is $60 \mu \mathrm{~A}$ for the LM4051-1.2 and the LM4051-ADJ. Both versions have a maximum operating current of 12 mA . The LM4051 comes in three grades (A, B, and C). The best grade devices (A) have an initial accuracy of $0.1 \%$, while the B-grade have $0.2 \%$ and the C-grade $0.5 \%$, all with a tempco of $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ guaranteed from $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.
The LM4051 utilizes fuse and zener-zap trim of reference voltage during wafer sort to ensure that the prime parts have an accuracy of better than $\pm 0.1 \%$ (A grade) at $25^{\circ} \mathrm{C}$.

## Features

- Small packages: SSOT-23
- No output capacitor required
- Tolerates capacitive loads

■ Reverse breakdown voltage options of 1.225 V and adjustable

Key Specifications (LM4051-1.2)

- Output voltage tolerance (A grade, $25^{\circ} \mathrm{C}$ )
- Low output noise ( 10 Hz to 10 kHz )
■ Wide operating current range
- Industrial temperature range (tempco guaranteed from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
- Low temperature coefficient
$50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}(\max )$


## Applications

- Portable, Battery-Powered Equipment
- Data Acquisition Systems
- Instrumentation
- Process Control
- Energy Management
- Automotive and Industrial
- Precision Audio Components
- Base Stations
- Battery Chargers
- Medical Equipment
- Communication

Connection Diagrams

*This pin must be left floating or connected to pin 2.

SSOT-23


Top View
See NS Package Number MF03A

## Ordering Information

| Reverse Breakdown <br> Voltage Tolerance at $25^{\circ} \mathrm{C}$ and <br> Average Reverse Breakdown <br> Voltage Temperature Coefficient | LM4051 Supplied as <br> $\mathbf{1 0 0 0}$ Units, Tape and <br> Reel | LM4051 Supplied as <br> $\mathbf{3 0 0 0}$ Units, Tape and <br> Reel | Part Marking |
| :--- | :---: | :---: | :---: |
| $\pm 0.1 \%, 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max (A grade) | LM4051AIM3-1.2 | LM4051AIM3X-1.2 | RHA |
|  | LM4051AIM3-ADJ | LM4051AIM3X-ADJ | RIA |
| $\pm 0.2 \%, 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$ (B grade) | LM4051BIM3-1.2 | LM4051BIM3X-1.2 | RHB |
|  | LM4051BIM3-ADJ | LM4051BIM3X-ADJ | RIB |
| $\pm 0.5 \%, 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max (C grade) | LM4051CIM3-1.2 | LM4051CIM3X-1.2 | RHC |
|  | LM4051CIM3-ADJ | LM4051CIM3X-ADJ | RIC |

## SOT-23 Package Marking Information

Only three fields of marking are possible on the SSOT-23's small surface. This table gives the meaning of the three fields.

| Field Definition |
| :--- |
| First Field: |
| R = Reference |
| Second Field: |
| H = 1.225V Voltage Option |
| I = Adjustable |
| Third Field: |
| A-C $=$ Initial Reverse Breakdown |
| Voltage or Reference Voltage Tolerance |
| A $= \pm 0.1 \%, \mathrm{~B}= \pm 0.2 \%, \mathrm{C}= \pm 0.5 \%$ |


| Absolute Maximum Ratings (Note 1) |  |
| :---: | :---: |
| If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. |  |
| Reverse Current | 20 mA |
| Forward Current | 10 mA |
| Maximum Output Voltage (LM4051-ADJ) | 15V |
| Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)($ Note 2) M3 Package | 280 mW |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| M3 Packages |  |
| Vapor phase (60 seconds) | $+215^{\circ} \mathrm{C}$ |
| Infrared (15 seconds) | $+220^{\circ} \mathrm{C}$ |


| ESD Susceptibility |  |
| :--- | ---: |
| Human Body Model (Note 3) | 2 kV |
| Machine Model (Note 3) | 200 V |

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

## Operating Ratings ${ }_{\text {(Notes }}$ 1, 2)

| Temperature Range | $\left(T_{\min } \leq T_{\mathrm{A}} \leq \mathrm{T}_{\text {max }}\right)$ |
| :--- | ---: |
| Industrial Temperature Range | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ |
| Reverse Current | $60 \mu \mathrm{~A}$ to 12 mA |
| $\quad$ LM4051-1.2 | $60 \mu \mathrm{to} 12 \mathrm{~mA}$ |
| LM4051-ADJ |  |
| Output Voltage Range <br> LM4051-ADJ | 1.24 V to 10 V |

## LM4051-1.2

## Electrical Characteristics

Boldface limits apply for $T_{A}=T_{J}=T_{\text {mis }}$ to $T_{\text {MAX }}$; all other limits $T_{A}=T_{J}=25^{\circ} \mathrm{C}$. The grades $A, B$ and $C$ designate initial Reverse Breakdown Voltage tolerances of $\pm 0.1 \%, \pm 0.2 \%$ and $\pm 0.5 \%$ respectively.

| Symbol | Parameter | Conditions | Typical (Note 4) | LM4051AIM3 (Limits) (Note 5) | LM4051BIM3 (Limits) (Note 5) | LM4051CIM3 Limts (Note 5) | Units (Limit) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{R}}$ | Reverse Breakdown Voltage | $\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}$ | 1.225 |  |  |  | V |
|  | Reverse Breakdown Voltage <br> Tolerance (Note 6) | $\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}$ |  | $\begin{aligned} & \pm 1.2 \\ & \pm 5.2 \end{aligned}$ | $\begin{aligned} & \pm 2.4 \\ & \pm 6.4 \end{aligned}$ | $\begin{gathered} \pm 6 \\ \pm 10.1 \end{gathered}$ | mV (max) <br> mV (max) |
| $\overline{I_{\text {RMIN }}}$ | Minimum Operating Current |  | 39 | $\begin{aligned} & 60 \\ & 65 \end{aligned}$ | $\begin{aligned} & 60 \\ & 65 \end{aligned}$ | $\begin{aligned} & 60 \\ & 65 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ (max) <br> $\mu \mathrm{A}$ (max) |
| $\Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{T}$ | Average Reverse Breakdown Voltage Temperature Coefficient (Note 6) | $\begin{aligned} & \mathrm{I}_{\mathrm{R}}=10 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{R}}=1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A} \\ & \Delta \mathrm{~T}=-40^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \pm 20 \\ & \pm 15 \\ & \pm 15 \end{aligned}$ | $\pm 50$ | $\pm 50$ | $\pm 50$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> (max) |
| $\Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{I}_{\mathrm{R}}$ | Reverse Breakdown Voltage Change with Operating Current Change | $\mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}} \leq 1 \mathrm{~mA}$ | 0.3 | $\begin{aligned} & 1.1 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.5 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mV}(\max ) \\ \mathrm{mV}(\max ) \end{gathered}$ |
|  |  | $1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{R}} \leq 12 \mathrm{~mA}$ | 1.8 | $\begin{aligned} & 6.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 8.0 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mV}(\max ) \\ \mathrm{mV}(\max ) \end{gathered}$ |
| $\mathrm{Z}_{\mathrm{R}}$ | Reverse Dynamic Impedance | $\mathrm{I}_{\mathrm{R}}=1 \mathrm{~mA}, \mathrm{f}=120 \mathrm{~Hz}$ | 0.5 |  |  |  | $\Omega$ |
| $\mathrm{e}_{\mathrm{N}}$ | Wideband Noise | $\begin{aligned} & \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A} \\ & 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz} \end{aligned}$ | 20 |  |  |  | $\mu \mathrm{V}_{\text {rms }}$ |
| $\Delta \mathrm{V}_{\mathrm{R}}$ | Reverse Breakdown Voltage Long Term Stability (Note 9) | $\begin{aligned} & \mathrm{t}=1000 \mathrm{hrs} \\ & \mathrm{~T}=25^{\circ} \mathrm{C} \pm 0.1^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A} \end{aligned}$ | 120 |  |  |  | ppm |
| $\mathrm{V}_{\text {HYST }}$ | Output Hysteresis (Note 10) | $\Delta \mathrm{T}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 0.36 |  |  |  | $\mathrm{mV} / \mathrm{V}$ |

## LM4051-ADJ (Adjustable) <br> Electrical Characteristics

Boldface limits apply for $T_{A}=T_{J}=T_{\text {MIN }}$ to $T_{\text {MAX }}$; all other limits $T_{J}=25^{\circ} \mathrm{C}$ unless otherwise specified (SSOT-23, see (Note 7), $\mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}} \leq 12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{REF}} \leq \mathrm{V}_{\text {OUT }} \leq 10 \mathrm{~V}$. The grades $\mathrm{A}, \mathrm{B}$ and C designate initial Reference Voltage Tolerances of $\pm 0.1 \%$, $\pm 0.2 \%$ and $\pm 0.5 \%$, respectively for $\mathrm{V}_{\text {OUt }}=5 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Typical (Note 4) | LM4051AIM3 <br> (Note 5) | LM4051BIM3 <br> (Note 5) | LM4051CIM3 <br> (Note 5) | Units (Limit) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {REF }}$ | Reference Voltage | $\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | 1.212 |  |  |  | V |
|  | Reference Voltage Tolerance (Note 6), (Note 8) | $\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ |  | $\begin{aligned} & \pm 1.2 \\ & \pm 5.2 \end{aligned}$ | $\begin{aligned} & \pm 2.4 \\ & \pm 6.4 \end{aligned}$ | $\begin{gathered} \pm 6 \\ \pm 10.1 \end{gathered}$ | $m V(\max )$ <br> mV (max) |
| $\overline{I_{\text {RMIN }}}$ | Minimum Operating Current |  | 36 | $\begin{aligned} & 60 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 65 \end{aligned}$ | $\begin{aligned} & 65 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A}(\max ) \\ \mu \mathrm{A}(\max ) \end{gathered}$ |
| $\overline{\Delta \mathrm{V}_{\mathrm{REF}} / \Delta \mathrm{I}_{\mathrm{R}}}$ | Reference VoltageChange with Operating Current | $\begin{aligned} & \mathrm{I}_{\text {RMIN }} \leq \mathrm{I}_{\mathrm{R}} \leq 1 \mathrm{~mA} \\ & \mathrm{~V}_{\text {OUT }} \geq 1.6 \mathrm{~V} \\ & \text { (Note 7) } \end{aligned}$ | 0.3 | $\begin{aligned} & 1.1 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.5 \\ & \hline \end{aligned}$ | $m V$ $m V(\max )$ $m V(\max )$ |
|  | Change | $\begin{aligned} & 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{R}} \leq 12 \mathrm{~mA} \\ & \mathrm{~V}_{\text {OUT }} \geq 1.6 \mathrm{~V}(\text { Note } 7) \end{aligned}$ | 0.6 | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ | $m V$ $m V(\max )$ $m V(\max )$ |
| $\overline{\Delta \mathrm{V}_{\mathrm{REF}} / \Delta \mathrm{V}_{\mathrm{O}}}$ | Reference Voltage Changewith Output Voltage Change | $\mathrm{I}_{\mathrm{R}}=0.1 \mathrm{~mA}$ | -1.69 | $\begin{array}{r} -2.8 \\ -3.5 \\ \hline \end{array}$ | $\begin{aligned} & -2.8 \\ & -3.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & -2.8 \\ & -3.5 \\ & \hline \end{aligned}$ | mV/V mV/V (max) $\mathrm{mV} / \mathrm{V}$ (max) |
| $\mathrm{I}_{\text {FB }}$ | Feedback Current |  | 70 | $\begin{aligned} & 130 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 130 \\ & 150 \end{aligned}$ | $\begin{aligned} & 130 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{nA}(\max ) \\ \mathrm{nA}(\max ) \end{gathered}$ |
| $\overline{\Delta \mathrm{V}_{\text {REF }} / \Delta \mathrm{T}}$ | Average ReferenceVoltage Temperature Coefficient (Note 8) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{R}}=10 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{R}}=1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A} \\ & \Delta \mathrm{~T}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \\ & 15 \end{aligned}$ | $\pm 50$ | $\pm 50$ | $\pm 50$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> ppm/ ${ }^{\circ} \mathrm{C}$ <br> (max) |
| $\overline{Z_{\text {OUT }}}$ | Dynamic Output Impedance | $\begin{aligned} & \mathrm{I}_{\mathrm{R}}=1 \mathrm{~mA}, \\ & \mathrm{f}=120 \mathrm{~Hz}, \\ & \mathrm{I}_{\mathrm{AC}}=0.1 \mathrm{I}_{\mathrm{R}} \\ & \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{REF}} \\ & \mathrm{~V}_{\text {OUT }}=10 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{gathered} 0.3 \\ 2 \\ \hline \end{gathered}$ |  |  |  | $\begin{aligned} & \Omega \\ & \Omega \\ & \hline \end{aligned}$ |
| $\mathrm{e}_{\mathrm{N}}$ | Wideband Noise | $\begin{aligned} & \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{REF}} \\ & 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz} \end{aligned}$ | 20 |  |  |  | $\mu \mathrm{V}_{\text {rms }}$ |
| $\Delta \mathrm{V}_{\text {REF }}$ | Reference Voltage Long Term Stability (Note 9) | $\begin{aligned} & \mathrm{t}=1000 \mathrm{hrs}, \\ & \mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A} \\ & \mathrm{~T}=25^{\circ} \mathrm{C} \pm 0.1^{\circ} \mathrm{C} \end{aligned}$ | 120 |  |  |  | ppm |
| $\overline{\mathrm{V}_{\text {HYST }}}$ | Output Hysteresis (Note 10) | $\Delta \mathrm{T}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0.3 |  |  |  | $\mathrm{mV} / \mathrm{V}$ |

## Electrical Characteristics (continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by $T_{J m a x}$ (maximum junction temperature), $\theta_{\mathrm{JA}}$ (junction to ambient thermal resistance), and $T_{A}$ (ambient temperature). The maximum allowable power dissipation at any temperature is $P D_{\max }=\left(T_{J m a x}-T_{A}\right) / \theta_{J A}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For the $\mathrm{LM} 4051, \mathrm{~T}_{\mathrm{Jmax}}=125^{\circ} \mathrm{C}$, and the typical thermal resistance ( $\theta_{\mathrm{JA}}$ ), when board mounted, is $280^{\circ} \mathrm{C} / \mathrm{W}$ for the SSOT- 23 package.
Note 3: The human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.
Note 4: Typicals are at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ and represent most likely parametric norm.
Note 5: Limits are $100 \%$ production tested at $25^{\circ}$ C. Limits over temperature are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's AOQL.
Note 6: The boldface (over-temperature) limit for Reverse Breakdown Voltage Tolerance is defined as the room temperature Reverse Breakdown Voltage Tolerance $\pm\left[\left(\Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{T}\right)(\max \Delta \mathrm{T})\left(\mathrm{V}_{\mathrm{R}}\right)\right]$. Where, $\Delta \mathrm{V}_{\mathrm{R}} / \Delta \mathrm{T}$ is the $\mathrm{V}_{\mathrm{R}}$ temperature coefficient, max $\Delta \mathrm{T}$ is the maximum difference in temperature from the reference point of $25{ }^{\circ} \mathrm{C}$ to $T_{\text {MAX }}$ or $T_{\text {MIN }}$, and $V_{R}$ is the reverse breakdown voltage. The total over-temperature tolerance for the different grades in the industrial temperature range where $\max \Delta \mathrm{T}=65^{\circ} \mathrm{C}$ is shown below:

$$
\begin{aligned}
& \text { A-grade: } \pm 0.425 \%= \pm 0.1 \% \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \times 65^{\circ} \mathrm{C} \\
& \text { B-grade: } \pm 0.522 \%= \pm 0.2 \% \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \times 65^{\circ} \mathrm{C} \\
& \text { C-grade: } \pm 0.825 \%= \pm 0.5 \% \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \times 65^{\circ} \mathrm{C}
\end{aligned}
$$

Therefore, as an example, the A-grade LM4051-1.2 has an over-temperature Reverse Breakdown Voltage tolerance of $\pm 1.2 \mathrm{~V} \times 0.425 \%= \pm 5.2 \mathrm{mV}$.
Note 7: When $\mathrm{V}_{\text {OUT }} \leq 1.6 \mathrm{~V}$, the LM4051-ADJ in the SSOT-23 package must operate at reduced $\mathrm{I}_{\mathrm{r}}$. This is caused by the series resistance of the die attach between the die ( - ) output and the package ( - ) output pin. See the Output Saturation curve in the Typical Performance Characteristics section.
Note 8: Reference voltage and temperature coefficient will change with output voltage. See Typical Performance Characteristics curves.
Note 9: Long term stability is $\mathrm{V}_{\mathrm{R}} @ 25^{\circ} \mathrm{C}$ measured during 1000 hrs .
Note 10: Thermal hysteresis is defined as the changes in $25^{\circ} \mathrm{C}$ output voltage before and after cycling the device from $-40^{\circ} \mathrm{C}$ or $+125^{\circ} \mathrm{C}$.

## Typical Performance Characteristics

## Temperature Drift for Different Average Temperature Coefficient



## Output Impedance vs Frequency



Typical Performance Characteristics (Continued)

Noise Voltage


## Start-Up

Characteristics


## Reference Voltage vs Output Voltage and Temperature



Reverse Characteristics and Minimum Operating Current



## Reference Voltage vs Temperature and Output Voltage



Typical Performance Characteristics (Continued)

Feedback Current vs Output Voltage and Temperature


## Output Impedance vs Frequency



## Reverse Characteristics



Output Saturation
(SOT-23 Only)


## Output Impedance vs Frequency





## Thermal Hysteresis



Output Voltage Deviation ( $\mathrm{mV} / \mathrm{V}$ )
DS101222-50

## Functional Block Diagram


*LM4051-ADJ only **LM4051-1.2 only

## Applications Information

The LM4051 is a precision micro-power curvature-corrected bandgap shunt voltage reference. For space critical applications, the LM4051 is available in the sub-miniature SSOT-23 surface-mount package. The LM4051 has been designed for stable operation without the need of an external capacitor connected between the " + " pin and the " - " pin. If, however, a bypass capacitor is used, the LM4051 remains stable. Design effort is further reduced with the choice of either a fixed 1.2 V or an adjustable reverse breakdown voltage. The minimum operating current is $60 \mu \mathrm{~A}$ for the LM4051-1.2 and the LM4051-ADJ. Both versions have a maximum operating current of 12 mA .
LM4051s using the SSOT-23 package have pin 3 connected as the (-) output through the package's die attach interface. Therefore, the LM4051-1.2's pin 3 must be left floating or connected to pin 2 and the LM4051-ADJ's pin 3 is the (-) output.
In a conventional shunt regulator application (Figure 1), an external series resistor ( $\mathrm{R}_{\mathrm{S}}$ ) is connected between the supply voltage and the LM4051. $\mathrm{R}_{\mathrm{S}}$ determines the current that flows through the load $\left(\mathrm{I}_{\mathrm{L}}\right)$ and the LM4051 ( $\mathrm{I}_{\mathrm{Q}}$ ). Since load current and supply voltage may vary, $\mathrm{R}_{\mathrm{S}}$ should be small enough to supply at least the minimum acceptable $\mathrm{I}_{\mathrm{Q}}$ to the LM4051 even when the supply voltage is at its minimum and the load current is at its maximum value. When the supply voltage is at its maximum and $I_{L}$ is at its minimum, $R_{S}$ should be large enough so that the current flowing through the LM4051 is less than 12 mA .
$\mathrm{R}_{\mathrm{S}}$ should be selected based on the supply voltage, $\left(\mathrm{V}_{\mathrm{S}}\right)$, the desired load and operating current, ( $\mathrm{I}_{\mathrm{L}}$ and $\mathrm{I}_{\mathrm{Q}}$ ), and the LM4051's reverse breakdown voltage, $\mathrm{V}_{\mathrm{R}}$.

$$
R_{S}=\frac{V_{S}-V_{R}}{I_{L}+I_{Q}}
$$

The LM4051-ADJ's output voltage can be adjusted to any value in the range of 1.24 V through 10 V . It is a function of the internal reference voltage ( $\mathrm{V}_{\text {REF }}$ ) and the ratio of the external feedback resistors as shown in Figure 2. The output voltage is found using the equation

$$
\begin{equation*}
V_{O}=V_{R E F}[(R 2 / R 1)+1] \tag{1}
\end{equation*}
$$

$$
\begin{equation*}
R_{S}=\frac{V_{S}-V_{R}}{I_{L}+I_{Q} I_{F}} \tag{2}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{O}}$ is the output voltage. The actual value of the internal $\mathrm{V}_{\text {REF }}$ is a function of $\mathrm{V}_{\mathrm{O}}$. The "corrected" $\mathrm{V}_{\text {REF }}$ is determined by

$$
\begin{equation*}
\mathrm{V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{O}}\left(\Delta \mathrm{~V}_{\mathrm{REF}} / \Delta \mathrm{V}_{\mathrm{O}}\right)+\mathrm{V}_{\mathrm{Y}} \tag{3}
\end{equation*}
$$

where

$$
V_{Y}=1.22 \mathrm{~V}
$$

$\Delta \mathrm{V}_{\mathrm{REF}} / \Delta \mathrm{V}_{\mathrm{O}}$ is found in the Electrical Characteristics and is typically $-1.55 \mathrm{mV} / \mathrm{V}$. You can get a more accurate indication of the output voltage by replacing the value of $\mathrm{V}_{\text {REF }}$ in equation (1) with the value found using equation (3).

## Typical Applications



FIGURE 1. Shunt Regulator


FIGURE 2. Adjustable Shunt Regulator

## Typical Applications <br> (Continued)



FIGURE 3. Bounded amplifier reduces saturation-induced delays and can prevent succeeding stage damage. Nominal clamping voltage is $\pm \mathrm{V}_{\mathrm{O}}$ (LM4051's reverse breakdown voltage) +2 diode $\mathrm{V}_{\mathrm{F}}$.


FIGURE 4. Voltage Level Detector


FIGURE 5. Voltage Level Detector

Typical Applications (Continued)


FIGURE 6. Fast Positive Clamp $2.4 V+V_{D 1}$


FIGURE 7. Bidirectional Clamp $\pm 2.4 \mathrm{~V}$


FIGURE 8. Bidirectional Adjustable Clamp $\pm 18 \mathrm{~V}$ to $\pm 2.4 \mathrm{~V}$


FIGURE 9. Bidirectional Adjustable Clamp $\pm 2.4 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$



DS101222-37

FIGURE 10. Simple Floating Current Detector

FIGURE 11. Current Source

Note 11: *D1 can be any LED, $\mathrm{V}_{\mathrm{F}}=1.5 \mathrm{~V}$ to 2.2 V at 3 mA . D 1 may act as an indicator. D 1 will be on if $\mathrm{I}_{\mathrm{THRESHOLD}}$ falls below the threshold current, except with I $=0$.


FIGURE 12. Precision Floating Current Detector

## Typical Applications (Continued)


$*$ lout $=\frac{1.2 V}{R 2}$


FIGURE 13. Precision $1 \mu \mathrm{~A}$ to 1 mA Current Sources

Physical Dimensions inches (millimeters) unless otherwise noted


MF03A (Rev A)
Plastic Surface Mount Package (M3)
NS Package Number MF03A
(JEDEC Registration TO-236AB)

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
www.national.com
[^2]National Semiconductor
National Semiconductor Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: ap.support@nsc.com

Tel: 81-3-5639-7560

## Japan Ltd.

Fax: 81-3-5639-7507
www.national.com

## LM61

### 2.7V, SOT-23 or TO-92 Temperature Sensor

## General Description

The LM61 is a precision integrated-circuit temperature sensor that can sense a $-30^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ temperature range while operating from a single +2.7 V supply. The LM61's output voltage is linearly proportional to Celsius (Centigrade) temperature ( $+10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ ) and has a DC offset of +600 mV . The offset allows reading negative temperatures without the need for a negative supply. The nominal output voltage of the LM61 ranges from +300 mV to +1600 mV for a $-30^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ temperature range. The LM61 is calibrated to provide accuracies of $\pm 2.0^{\circ} \mathrm{C}$ at room temperature and $\pm 3^{\circ} \mathrm{C}$ over the full $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.
The LM61's linear output, +600 mV offset, and factory calibration simplify external circuitry required in a single supply environment where reading negative temperatures is required. Because the LM61's quiescent current is less than $125 \mu \mathrm{~A}$, self-heating is limited to a very low $0.2^{\circ} \mathrm{C}$ in still air. Shutdown capability for the LM61 is intrinsic because its inherent low power consumption allows it to be powered directly from the output of many logic gates.

## Features

- Calibrated linear scale factor of $+10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$
- Rated for full $-30^{\circ}$ to $+100^{\circ} \mathrm{C}$ range
- Suitable for remote applications

Applications

- Cellular Phones
- Computers
- Power Supply Modules
- Battery Management
- FAX Machines
- Printers
- HVAC
- Disk Drives
- Appliances


## Key Specifications

| ■ Accuracy at $25^{\circ} \mathrm{C}$ | $\pm 2.0$ or $\pm 3.0^{\circ} \mathrm{C}$ |
| :--- | ---: |
|  | $(\max )$ |
| $\square$ Accuracy for $-30^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | $\pm 4.0^{\circ} \mathrm{C}(\max )$ |
| $\square$ Accuracy for $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 3.0^{\circ} \mathrm{C}(\max )$ |
| $\square$ Temperature Slope | $+10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $\square$ Power Supply Voltage Range | +2.7 V to +10 V |
| $\square$ Current Drain @ $25^{\circ} \mathrm{C}$ | $125 \mu \mathrm{~A}(\max )$ |
| Nonlinearity | $\pm 0.8^{\circ} \mathrm{C}(\max )$ |
| Output Impedance | $800 \Omega(\max )$ |

## Typical Application


$\mathrm{V}_{\mathrm{O}}=\left(+10 \mathrm{mV} /{ }^{\circ} \mathrm{C} \times \mathrm{T}^{\circ} \mathrm{C}\right)+600 \mathrm{mV}$

| Temperature (T) | Typical $\mathbf{V}_{\mathbf{O}}$ |
| :---: | :---: |
| $+100^{\circ} \mathrm{C}$ | +1600 mV |
| $+85^{\circ} \mathrm{C}$ | +1450 mV |
| $+25^{\circ} \mathrm{C}$ | +850 mV |
| $0^{\circ} \mathrm{C}$ | +600 mV |
| $-25^{\circ} \mathrm{C}$ | +350 mV |
| $-30^{\circ} \mathrm{C}$ | +300 mV |

FIGURE 1. Full-Range Centigrade Temperature Sensor ( $-30^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ ) Operating from a Single Li-lon Battery Cell

## $\sum_{\beth}^{5}$ Connection Diagrams



Top View
See NS Package Number MA03B

TO-92


DS012897-25
Top View
See NS Package Number Z03A

## Ordering Information

| Order <br> Number | Device <br> Marking | Supplied In | Accuracy Over Specified Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) | Specified Temperature Range | Package Type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LM61BIM3 | T1B | 1000 Units on Tape and Reel |  |  | SOT-23 |
| LM61BIM3X | T1B | 3000 Units on Tape and Reel | - | $-25^{\text {C }}$ to +85 C |  |
| LM61CIM3 | T1C | 1000 Units on Tape and Reel | $\pm 4$ | $-30^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |  |
| LM61CIM3X | T1C | 3000 Units on Tape and Reel |  |  |  |
| LM61BIZ | LM61BIZ | Bulk | $\pm 3$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TO-92 |
| LM61CIZ | LM61CIZ | Bulk | $\pm 4$ | $-30^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |  |


| Absolute Maximum Ratings (Note 1) |  |
| :--- | ---: |
| Supply Voltage | +12 V to -0.2 V |
| Output Voltage | $\left(+\mathrm{V}_{\mathrm{S}}+0.6 \mathrm{~V}\right)$ to |
|  | -0.6 V |
| Output Current | 10 mA |
| Input Current at any pin (Note 2) | 5 mA |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature |  |
| (TJMAX) | $+125^{\circ} \mathrm{C}$ |
| ESD Susceptibility (Note 3) : |  |
| Human Body Model | 2500 V |
| Machine Model | 250 V |


| Lead Temperature: |  |
| :--- | :--- |
| TO-92 Package: | $+260^{\circ} \mathrm{C}$ |
| Soldering (10 seconds) |  |
| SOT-23 Package $($ Note 4$)$ : | $+215^{\circ} \mathrm{C}$ |
| Vapor Phase $(60$ seconds) | $+220^{\circ} \mathrm{C}$ |

## Operating Ratings(Note 1)

| Specified Temperature Range: | $\mathbf{T}_{\text {MIN }} \leq \mathbf{T}_{\mathbf{A}} \leq \mathbf{T}_{\text {MAX }}$ |
| :--- | ---: |
| LM61C | $-30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+100^{\circ} \mathrm{C}$ |
| LM61B | $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ |
| Supply Voltage Range $\left(+\mathrm{V}_{\mathrm{S}}\right)$ | +2.7 V to +10 V |
| Thermal Resistance, $\theta_{\mathrm{JA}}($ Note 5) |  |
| SOT-23 | $450^{\circ} \mathrm{C} / \mathrm{W}$ |
| TO-92 | $180^{\circ} \mathrm{C} / \mathrm{W}$ |

## Electrical Characteristics

Unless otherwise noted, these specifications apply for $+\mathrm{V}_{\mathrm{S}}=+3.0 \mathrm{~V}_{\mathrm{DC}}$. Boldface limits apply for $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$; all other limits $T_{A}=T_{J}=25^{\circ} \mathrm{C}$.

| Parameter | Conditions | Typical (Note 6) | LM61B | LM61C | Units (Limit) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits (Note 7) | Limits (Note 7) |  |
| Accuracy (Note 8) |  |  | $\pm 2.0$ | $\pm 3.0$ | ${ }^{\circ} \mathrm{C}$ (max) |
|  |  |  | $\pm 3.0$ | $\pm 4.0$ | ${ }^{\circ} \mathrm{C}$ (max) |
| Output Voltage at $0^{\circ} \mathrm{C}$ |  | +600 |  |  | mV |
| Nonlinearity (Note 9) |  |  | $\pm 0.6$ | $\pm 0.8$ | ${ }^{\circ} \mathrm{C}$ (max) |
| Sensor Gain (Average Slope) |  | +10 | $\begin{gathered} +9.7 \\ +10.3 \end{gathered}$ | $\begin{gathered} +9.6 \\ +10.4 \end{gathered}$ | $\mathrm{mV} /{ }^{\circ} \mathrm{C}(\mathrm{min})$ <br> $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ (max) |
| Output Impedance | $\begin{aligned} & +3.0 \mathrm{~V} \leq+\mathrm{V}_{\mathrm{S}} \leq+10 \mathrm{~V} \\ & -30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{S}}=+2.7 \mathrm{~V} \\ & +85^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+100^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{S}}=+2.7 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 0.8 \\ 2.3 \\ 5 \\ \hline \end{gathered}$ | $\begin{gathered} 0.8 \\ 2.3 \\ 5 \\ \hline \end{gathered}$ | $k \Omega$ (max) <br> $k \Omega$ (max) <br> $\mathrm{k} \Omega$ (max) |
| Line Regulation (Note 10) | $+3.0 \mathrm{~V} \leq+\mathrm{V}_{\mathrm{S}} \leq+10 \mathrm{~V}$ |  | $\pm 0.7$ | $\pm 0.7$ | mV/V (max) |
|  | $+2.7 \mathrm{~V} \leq+\mathrm{V}_{\mathrm{S}} \leq+3.3 \mathrm{~V}$ |  | $\pm 5.7$ | $\pm 5.7$ | mV (max) |
| Quiescent Current | $+2.7 \mathrm{~V} \leq+\mathrm{V}_{\mathrm{S}} \leq+10 \mathrm{~V}$ | 82 | $\begin{aligned} & 125 \\ & 155 \end{aligned}$ | $\begin{aligned} & 125 \\ & 155 \end{aligned}$ | $\mu \mathrm{A}$ (max) <br> $\mu \mathrm{A}$ (max) |
| Change of Quiescent Current | $+2.7 \mathrm{~V} \leq+\mathrm{V}_{\mathrm{S}} \leq+10 \mathrm{~V}$ | $\pm 5$ |  |  | $\mu \mathrm{A}$ |
| Temperature Coefficient of Quiescent Current |  | 0.2 |  |  | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ |
| Long Term Stability (Note 11) | $\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{MAX}}=+100^{\circ} \mathrm{C}$ <br> for 1000 hours | $\pm 0.2$ |  |  | ${ }^{\circ} \mathrm{C}$ |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
Note 2: When the input voltage $\left(\mathrm{V}_{1}\right)$ at any pin exceeds power supplies $\left(\mathrm{V}_{1}<G N D\right.$ or $\left.\mathrm{V}_{1}>+\mathrm{V}_{\mathrm{S}}\right)$, the current at that pin should be limited to 5 mA .
Note 3: The human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.
Note 4: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.
Note 5: The junction to ambient thermal resistance $\left(\theta_{\mathrm{JA}}\right)$ is specified without a heat sink in still air.
Note 6: Typicals are at $T_{J}=T_{A}=25^{\circ} \mathrm{C}$ and represent most likely parametric norm.
Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
Note 8: Accuracy is defined as the error between the output voltage and $+10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ times the device's case temperature plus 600 mV , at specified conditions of voltage, current, and temperature (expressed in ${ }^{\circ} \mathrm{C}$ ).
Note 9: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line, over the device's rated temperature range.
Note 10: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.

Electrical Characteristics (Continued)
Note 11: For best long-term stability, any precision circuit will give best results if the unit is aged at a warm temperature, and/or temperature cycled for at least 46 hours before long-term life test begins. This is especially true when a small (Surface-Mount) part is wave-soldered; allow time for stress relaxation to occur. The majority of the drift will occur in the first 1000 hours at elevated temperatures. The drift after 1000 hours will not continue at the first 1000 hour rate.

Typical Performance Characteristics The LM61 in the SOT-23 package mounted to a printed circuit board as shown in Figure 2 was used to generate the following thermal curves.

Thermal Resistance
Junction to Air


Thermal Response in Stirred Oil Bath with Heat Sink


## Accuracy vs Temperature <br> Accuracy vs Temperature



DS012897-10

Thermal Response in Still Air without a Heat Sink


Thermal Time Constant


Noise Voltage


Thermal Response in Still Air with Heat Sink


## Quiescent Current

 vs. Temperature

DS012897-9

Typical Performance Characteristics The LM61 in the SOT-23 package mounted to a printed


Start-Up Response


FIGURE 2. Printed Circuit Board Used for Heat Sink to Generate All Curves. $1 / 2^{2}$ Square Printed Circuit Board with 2 oz. Copper Foil or Similar.

### 1.0 Mounting

The LM61 can be applied easily in the same way as other integrated-circuit temperature sensors. It can be glued or cemented to a surface. The temperature that the LM61 is sensing will be within about $+0.2^{\circ} \mathrm{C}$ of the surface temperature that LM61's leads are attached to.
This presumes that the ambient air temperature is almost the same as the surface temperature; if the air temperature were much higher or lower than the surface temperature, the actual temperature measured would be at an intermediate temperature between the surface temperature and the air temperature.
To ensure good thermal conductivity the backside of the LM61 die is directly attached to the GND pin. The lands and traces to the LM61 will, of course, be part of the printed circuit board, which is the object whose temperature is being measured.
Alternatively, the LM61 can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the LM61 and
accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. Printed-circuit coatings and varnishes such as Humiseal and epoxy paints or dips are often used to ensure that moisture cannot corrode the LM61 or its connections.
The thermal resistance junction to ambient $\left(\theta_{\mathrm{JA}}\right)$ is the parameter used to calculate the rise of a device junction temperature due to its power dissipation. For the LM61 the equation used to calculate the rise in the die temperature is as follows:

$$
T_{J}=T_{A}+\theta_{J A}\left[\left(+V_{S} I_{Q}\right)+\left(+V_{S}-V_{O}\right) I_{L}\right]
$$

where $\mathrm{I}_{\mathrm{Q}}$ is the quiescent current and $\mathrm{I}_{\mathrm{L}}$ is the load current on the output. Since the LM61's junction temperature is the actual temperature being measured care should be taken to minimize the load current that the LM61 is required to drive. The table shown in Figure 3 summarizes the rise in die temperature of the LM61 without any loading with a 3.3 V supply, and the thermal resistance for different conditions.

### 1.0 Mounting (Continued)

|  | SOT-23* <br> no heat sink |  | SOT-23** <br> small heat fin |  | TO-92* <br> no heat sink |  | TO-92*** small heat fin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \theta_{\mathrm{JA}} \\ \left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \end{gathered}$ | $T_{J}-T_{A}$ <br> ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \theta_{\mathrm{JA}} \\ \left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \end{gathered}$ | $T_{J}-T_{A}$ <br> ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \theta_{\mathrm{JA}} \\ \left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \end{gathered}$ | $T_{J}-T_{A}$ <br> ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \theta_{\mathrm{JA}} \\ \left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \end{gathered}$ | $T_{J}-T_{A}$ <br> ( ${ }^{\circ} \mathrm{C}$ ) |
| Still air | 450 | 0.26 | 260 | 0.13 | 180 | 0.09 | 140 | 0.07 |
| Moving air |  |  | 180 | 0.09 | 90 | 0.05 | 70 | 0.03 |

*Part soldered to 30 gauge wire.
**Heat sink used is $1 / 2$ " square printed circuit board with 2 oz. foil with part attached as shown in Figure 2.
${ }^{* * *}$ Part glued and leads soldered to $1^{\prime \prime}$ square of $1 / 16^{\prime \prime}$ printed circuit board with 20 . foil or similar.
FIGURE 3. Temperature Rise of LM61 Due to Self-Heating and Thermal Resistance ( $\theta_{\mathrm{JA}}$ )

### 2.0 Capacitive Loads

The LM61 handles capacitive loading well. Without any special precautions, the LM61 can drive any capacitive load as shown in Figure 4. Over the specified temperature range the LM61 has a maximum output impedance of $5 \mathrm{k} \Omega$. In an extremely noisy environment it may be necessary to add some filtering to minimize noise pickup. It is recommended that $0.1 \mu \mathrm{~F}$ be added from $+\mathrm{V}_{\mathrm{S}}$ to GND to bypass the power supply voltage, as shown in Figure 5. In a noisy environment it may be necessary to add a capacitor from the output to ground. A $1 \mu \mathrm{~F}$ output capacitor with the $5 \mathrm{k} \Omega$ maximum output impedance will form a 32 Hz lowpass filter. Since the thermal time constant of the LM61 is much slower than the 5 ms time constant formed by the RC, the overall response time of the LM61 will not be significantly affected. For much larger capacitors this additional time lag will increase the overall response time of the LM61.


FIGURE 4. LM61 No Decoupling Required for Capacitive Load


FIGURE 5. LM61 with Filter for Noisy Environment


FIGURE 6. Simplified Schematic

### 3.0 Applications Circuits



$$
\begin{aligned}
& \mathrm{V}_{\mathrm{T} 2}=\frac{(4.1 \mathrm{~V}) \mathrm{R} 2}{\mathrm{R} 2+\mathrm{R} 1 \| \mathrm{R} 3} \\
& \frac{(4.1 \mathrm{~V}) \mathrm{R} 2}{\mathrm{R} 2 \| \mathrm{R} 3+\mathrm{R} 1}
\end{aligned}
$$

$V_{T 1}=\frac{(4.1 \mathrm{~V}) \mathrm{R} 2}{\mathrm{R} 2+\mathrm{R} 1 \| \mathrm{R} 3}$
$\mathrm{V}_{\mathrm{T} 2}=\frac{(4.1 \mathrm{~V}) \mathrm{R} 2}{\mathrm{R} 2 \| \mathrm{R} 3+\mathrm{R} 1}$
FIGURE 7. Centigrade Thermostat


FIGURE 8. Conserving Power Dissipation with Shutdown

### 4.0 Recommended Solder Pads for SOT-23 Package



Physical Dimensions inches (millimeters) unless otherwise noted


SOT-23 Molded Small Outline Transistor Package (M3)
Order Number LM61BIM3 or LM61CIM3
NS Package Number MA03B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


TO-92 Plastic Package (Z)
Order Number LM61BIZ or LM61CIZ NS Package Number Z03A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation | National Semiconductor Europe | National Semiconductor Asia Pacific Customer | National Semiconductor Japan Ltd. |
| :---: | :---: | :---: | :---: |
| Americas | Fax: +49 (0) 180-530 8586 | Response Group | Tel: 81-3-5639-7560 |
| Tel: 1-800-272-9959 | Email: europe.support@nsc.com | Tel: 65-2544466 | Fax: 81-3-5639-7507 |
| Fax: 1-800-737-7018 | Deutsch Tel: +49 (0)6995086208 | Fax: 65-2504466 |  |
| Email: support@nsc.com | English Tel: +44 (0) 8702402171 | Email: ap.support@nsc.com |  |
| www.national.com | Français Tel: +33 (0) 141918790 |  |  |

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

# $\pm 15 k V$ ESD－Protected，Slew－Rate－Limited， Low－Power，RS－485／RS－422 Transceivers 

## General Description <br> The MAX481E，MAX483E，MAX485E，MAX487E－MAX491E，

 and MAX1487E are low－power transceivers for RS－485 and RS－422 communications in harsh environments．Each driver output and receiver input is protected against $\pm 15 \mathrm{kV}$ electro－ static discharge（ESD）shocks，without latchup．These parts contain one driver and one receiver．The MAX483E， MAX487E，MAX488E，and MAX489E feature reduced slew－ rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables，thus allowing error－free data transmission up to 250 kbps ．The driver slew rates of the MAX481E，MAX485E，MAX490E，MAX491E，and MAX1487E are not limited，allowing them to transmit up to 2.5 Mbps ．These transceivers draw as little as $120 \mu \mathrm{~A}$ supply current when unloaded or when fully loaded with disabled drivers （see Selection Table）．Additionally，the MAX481E， MAX483E，and MAX487E have a low－current shutdown mode in which they consume only $0.5 \mu \mathrm{~A}$ ．All parts operate from a single +5 V supply．
Drivers are short－circuit current limited，and are protected against excessive power dissipation by thermal shutdown circuitry that places their outputs into a high－impedance state．The receiver input has a fail－safe feature that guaran－ tees a logic－high output if the input is open circuit．
The MAX487E and MAX1487E feature quarter－unit－load receiver input impedance，allowing up to 128 transceivers on the bus．The MAX488E－MAX491E are designed for full－ duplex communications，while the MAX481E，MAX483E， MAX485E，MAX487E，and MAX1487E are designed for half－ duplex applications．For applications that are not ESD sen－ sitive see the pin－and function－compatible MAX481， MAX483，MAX485，MAX487－MAX491，and MAX1487．

## Applications

Low－Power RS－485 Transceivers
Low－Power RS－422 Transceivers
Level Translators
Transceivers for EMI－Sensitive Applications
Industrial－Control Local Area Networks

Features
－ESD Protection：$\pm 15 \mathrm{kV}$－Human Body Model
－Slew－Rate Limited for Error－Free Data Transmission（MAX483E／487E／488E／489E）
－Low Quiescent Current：
$120 \mu \mathrm{~A}$（MAX483E／487E／488E／489E）
$230 \mu \mathrm{~A}$（MAX1487E）
$300 \mu \mathrm{~A}(\mathrm{MAX} 481 \mathrm{E} / 485 \mathrm{E} / 490 \mathrm{E} / 491 \mathrm{E})$
－-7 V to +12 V Common－Mode Input Voltage Range
－Three－State Outputs
－30ns Propagation Delays，5ns Skew （MAX481E／485E／490E／491E／1487E）
－Full－Duplex and Half－Duplex Versions Available
－Allows up to 128 Transceivers on the Bus （MAX487E／MAX1487E）
－Current Limiting and Thermal Shutdown for Driver Overload Protection

Ordering Information

| PART | TEMP．RANGE | PIN－PACKAGE |
| :--- | ---: | :--- |
| MAX481ECPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX481ECSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX481EEPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX481EESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |

Ordering Information continued on last page．

Selection Table

| PART NUMBER | HALF／FULL DUPLEX | DATA RATE （Mbps） | SLEW－RATE <br> LIMITED | LOW－POWER SHUTDOWN | RECEIVER／ DRIVER ENABLE | QUIESCENT CURRENT （ $\mu \mathrm{A}$ ） | NUMBER OF TRANSMITTERS ON BUS | PIN COUNT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX481E | Half | 2.5 | No | Yes | Yes | 300 | 32 | 8 |
| MAX483E | Half | 0.25 | Yes | Yes | Yes | 120 | 32 | 8 |
| MAX485E | Half | 2.5 | No | No | Yes | 300 | 32 | 8 |
| MAX487E | Half | 0.25 | Yes | Yes | Yes | 120 | 128 | 8 |
| MAX488E | Full | 0.25 | Yes | No | No | 120 | 32 | 8 |
| MAX489E | Full | 0.25 | Yes | No | Yes | 120 | 32 | 14 |
| MAX490E | Full | 2.5 | No | No | No | 300 | 32 | 8 |
| MAX491E | Full | 2.5 | No | No | Yes | 300 | 32 | 14 |
| MAX1487E | Half | 2.5 | No | No | Yes | 230 | 128 | 8 |

## +15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

| GS |
| :---: |
| Supply Voltage (VCC).................................................12V |
| Control Input Voltage ( $\overline{\mathrm{RE}}, \mathrm{DE}$ ).................-0.5V to (VcC +0.5 V ) |
| Driver Input Voltage (DI).........................-0.5V to (Vcc +0.5 V ) |
| Driver Output Voltage (Y, Z; A, B) ......................-8V to +12.5V |
| Receiver Input Voltage (A, B).............................-8V to +12.5V |
| Receiver Output Voltage (RO).................-0.5V to (Vcc + 0.5 V ) |
| ontinuous Power Dissipation |
|  |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.) (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Driver Output (no load) | VOD1 |  |  |  | 5 | V |
| Differential Driver Output (with load) | VOD2 | $\mathrm{R}=50 \Omega$ (RS-422) |  | 2 |  | V |
|  |  | $\mathrm{R}=27 \Omega$ (RS-485), Figure 8 |  | 1.5 | 5 |  |
| Change in Magnitude of Driver Differential Output Voltage for Complementary Output States | $\Delta \mathrm{V}_{\mathrm{OD}}$ | $\mathrm{R}=27 \Omega$ or $50 \Omega$, Figure 8 |  |  | 0.2 | V |
| Driver Common-Mode Output Voltage | Voc | $\mathrm{R}=27 \Omega$ or $50 \Omega$, Figure 8 |  |  | 3 | V |
| Change in Magnitude of Driver Common-Mode Output Voltage for Complementary Output States | $\Delta \mathrm{V}_{\mathrm{OD}}$ | $\mathrm{R}=27 \Omega$ or $50 \Omega$, Figure 8 |  |  | 0.2 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | DE, DI, $\overline{\mathrm{RE}}$ |  | 2.0 |  | V |
| Input Low Voltage | VIL | DE, DI, $\overline{\mathrm{RE}}$ |  |  | 0.8 | V |
| Input Current | IIN1 | DE, DI, $\overline{\mathrm{RE}}$ |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
| Input Current (A, B) | IIN2 | $\begin{aligned} & \hline \mathrm{DE}=0 \mathrm{~V} ; \\ & \mathrm{VCC}=0 \mathrm{~V} \text { or } 5.25 \mathrm{~V}, \\ & \text { all devices except } \\ & \text { MAX487E/MAX1487E } \end{aligned}$ | V IN $=12 \mathrm{~V}$ |  | 1.0 | mA |
|  |  |  | V IN $=-7 \mathrm{~V}$ |  | -0.8 |  |
|  |  | $\begin{aligned} & \text { MAX } 487 \mathrm{E} / \mathrm{MAX1487E} \\ & \mathrm{DE}=0 \mathrm{~V}, \mathrm{VCC}=0 \mathrm{~V} \text { or } 5.25 \mathrm{~V} \end{aligned}$ | V IN $=12 \mathrm{~V}$ |  | 0.25 | mA |
|  |  |  | V IN $=-7 \mathrm{~V}$ |  | -0.2 |  |
| Receiver Differential Threshold Voltage | $\mathrm{V}_{\text {TH }}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12 \mathrm{~V}$ |  | -0.2 | 0.2 | V |
| Receiver Input Hysteresis | $\Delta \mathrm{V}_{\text {TH }}$ | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | 70 | mV |
| Receiver Output High Voltage | V OH | $\mathrm{IO}=-4 \mathrm{~mA}, \mathrm{~V}$ ID $=200 \mathrm{mV}$ |  | 3.5 |  | V |
| Receiver Output Low Voltage | VOL | $\mathrm{l}=4 \mathrm{~mA}, \mathrm{~V}$ ID $=-200 \mathrm{mV}$ |  |  | 0.4 | V |
| Three-State (high impedance) Output Current at Receiver | IozR | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq 2.4 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Receiver Input Resistance | RIN | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12 \mathrm{~V}$, all devices except MAX487E/MAX1487E |  | 12 |  | $\mathrm{k} \Omega$ |
|  |  | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12 \mathrm{~V}$, MAX487E/MAX1487E |  | 48 |  | $\mathrm{k} \Omega$ |

## 土15kV ESD－Protected，Slew－Rate－Limited， Low－Power，RS－485／RS－422 Transceivers

DC ELECTRICAL CHARACTERISTICS（continued）
（ $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ ，unless otherwise noted．）（Notes 1，2）

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No－Load Supply Current （Note 3） | Icc | MAX488E／MAX489E， DE，DI，$\overline{R E}=0 V$ or Vcc |  |  |  | 120 | 250 | $\mu \mathrm{A}$ |
|  |  | MAX490E／MAX491E， DE，DI，$\overline{R E}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ |  |  |  | 300 | 500 |  |
|  |  | $\begin{aligned} & \mathrm{MAX481E/MAX485E}, \\ & \overline{\mathrm{RE}}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | $\mathrm{DE}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 500 | 900 |  |
|  |  |  | $\mathrm{DE}=0 \mathrm{~V}$ |  |  | 300 | 500 |  |
|  |  | $\begin{aligned} & \mathrm{MAX1487E}, \\ & \mathrm{RE}=0 \mathrm{~V} \text { or } \mathrm{VCC} \end{aligned}$ | $\mathrm{DE}=\mathrm{V}_{\mathrm{cc}}$ |  |  | 300 | 500 |  |
|  |  |  | $\mathrm{DE}=0 \mathrm{~V}$ |  |  | 230 | 400 |  |
|  |  | MAX483E／MAX487E， $\overline{\mathrm{RE}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{Cc}}$ | $D E=V_{c c}$ | MAX483E |  | 350 | 650 |  |
|  |  |  |  | MAX487E |  | 250 | 400 |  |
|  |  |  | $\mathrm{DE}=0 \mathrm{~V}$ |  |  | 120 | 250 |  |
| Supply Current in Shutdown | ISHDN | MAX481E／483E／487E，DE $=0 \mathrm{~V}, \overline{\mathrm{RE}}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  | 0.5 | 10 | $\mu \mathrm{A}$ |
| Driver Short－Circuit Current， $\mathrm{V}_{\mathrm{O}}=\mathrm{High}$ | losD1 | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq 12 \mathrm{~V}$（Note 4） |  |  | 35 |  | 250 | mA |
| Driver Short－Circuit Current， $\mathrm{V}_{\mathrm{O}}=$ Low | IOSD2 | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq 12 \mathrm{~V}$（Note 4） |  |  | 35 |  | 250 | mA |
| Receiver Short－Circuit Current | IOSR | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | 7 |  | 95 | mA |
| ESD Protection |  | A，B，Y and Z pins，tested using Human Body Model |  |  |  | $\pm 15$ |  | kV |

SWITCHING CHARACTERISTICS—MAX481E／MAX485E，MAX490E／MAX491E，MAX1487E
（ $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$ ，unless otherwise noted．）（Notes 1，2）

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Driver Input to Output | tPLH | Figures 10 and 12, RDIFF $=54 \Omega$ ， $C_{L 1}=C_{L 2}=100 \mathrm{pF}$ |  | 10 | 40 | 60 | ns |
|  | tPHL |  |  | 10 | 40 | 60 |  |
| Driver Output Skew to Output | tSKEW | Figures 10 and 12，RDIFF $=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$ |  |  | 5 | 10 | ns |
| Driver Rise or Fall Time | $t_{R}, t_{F}$ | Figures 10 and 12， RDIFF $=54 \Omega$ ， $C_{L 1}=C_{L 2}=100 \mathrm{pF}$ | MAX481E，MAX485E，MAX1487E | 3 | 20 | 40 | ns |
|  |  |  | MAX490EC／E，MAX491EC／E | 5 | 20 | 25 |  |
| Driver Enable to Output High | tzH | Figures 11 and 13，CL＝100pF，S2 closed |  |  | 45 | 70 | ns |
| Driver Enable to Output Low | tZL | Figures 11 and 13，CL $=100 \mathrm{pF}$ ，S1 closed |  |  | 45 | 70 | ns |
| Driver Disable Time from Low | tLZ | Figures 11 and 13， $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ ，S1 closed |  |  | 45 | 70 | ns |
| Driver Disable Time from High | thz | Figures 11 and 13，CL＝15pF，S2 closed |  |  | 45 | 70 | ns |
| Receiver Input to Output | tPLH，tPHL | Figures 10 and 14，$\begin{aligned} & \text { RDIFF }=54 \Omega, \\ & C_{L 1}=C_{L 2}=100 \mathrm{pF} \end{aligned}$ | MAX481E，MAX485E，MAX1487E | 20 | 60 | 200 | ns |
|  |  |  | MAX490EC／E，MAX491EC／E | 20 | 60 | 150 |  |
| ｜tPLH－tPHL｜Differential Receiver Skew | tSKD | Figures 10 and 14 ，RDIFF $=54 \Omega$ ， $C_{L 1}=C_{L 2}=100 \mathrm{pF}$ |  |  | 5 |  | ns |
| Receiver Enable to Output Low | tZL | Figures 9 and 15， $\mathrm{C}_{\mathrm{RL}}=15 \mathrm{pF}$ ，S1 closed |  |  | 20 | 50 | ns |
| Receiver Enable to Output High | tzH | Figures 9 and 15，CRL $=15 \mathrm{pF}$ ，S2 closed |  |  | 20 | 50 | ns |
| Receiver Disable Time from Low | tLZ | Figures 9 and 15， $\mathrm{C}_{\mathrm{RL}}=15 \mathrm{pF}$ ，S1 closed |  |  | 20 | 50 | ns |
| Receiver Disable Time from High | thz | Figures 9 and 15，CRL＝15pF，S2 closed |  |  | 20 | 50 | ns |
| Maximum Data Rate | fmax |  |  | 2.5 |  |  | Mbps |
| Time to Shutdown | tSHDN | MAX481E（Note 5） |  | 50 | 200 | 600 | ns |

## $\pm 15 k V$ ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

## SWITCHING CHARACTERISTICS-MAX481E/MAX485E, MAX490E/MAX491E, MAX1487E (continued)

( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.) (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Driver Enable from Shutdown to <br> Output High (MAX481E) | tZH(SHDN) | Figures 11 and 13, CL = 100pF, S2 closed | 45 | 100 | ns |
| Driver Enable from Shutdown to <br> Output Low (MAX481E) | tZL(SHDN) | Figures 11 and 13, CL = 100pF, S1 closed | 45 | 100 | ns |
| Receiver Enable from Shutdown <br> to Output High (MAX481E) | tZH(SHDN) | Figures 9 and 15, CL $=15 \mathrm{pF}, \mathrm{S} 2$ closed, <br> $\mathrm{A}-\mathrm{B}=2 \mathrm{~V}$ | 225 | 1000 | ns |
| Receiver Enable from Shutdown <br> to Output Low (MAX481E) | tZL(SHDN) | Figures 9 and 15, CL $=15 \mathrm{pF}, \mathrm{S} 1$ closed, <br> $\mathrm{B}-\mathrm{A}=2 \mathrm{~V}$ | 225 | 1000 | ns |

SWITCHING CHARACTERISTICS—MAX483E, MAX487E/MAX488E/MAX489E
( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.) (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Driver Input to Output | tpLH | Figures 10 and 12, RDIFF $=54 \Omega$, $C_{L 1}=C_{L 2}=100 \mathrm{pF}$ | 250 | 800 | 2000 | ns |
|  | tPHL |  | 250 | 800 | 2000 |  |
| Driver Output Skew to Output | tSKEW | Figures 10 and 12 , RDIFF $=54 \Omega$, $C_{L 1}=C_{L 2}=100 \mathrm{pF}$ |  | 20 | 800 | ns |
| Driver Rise or Fall Time | $t_{R}, t_{F}$ | Figures 10 and $12, \operatorname{RDIFF}=54 \Omega$, $C_{L 1}=C_{L 2}=100 \mathrm{pF}$ | 250 |  | 2000 | ns |
| Driver Enable to Output High | tzH | Figures 11 and 13, CL $=100 \mathrm{pF}$, S2 closed | 250 |  | 2000 | ns |
| Driver Enable to Output Low | tzL | Figures 11 and 13, CL $=100 \mathrm{pF}$, S1 closed | 250 |  | 2000 | ns |
| Driver Disable Time from Low | tLz | Figures 11 and 13, $\mathrm{CL}_{L}=15 \mathrm{pF}$, S1 closed | 300 |  | 3000 | ns |
| Driver Disable Time from High | thz | Figures 11 and 13, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, S2 closed | 300 |  | 3000 | ns |
| Receiver Input to Output | tplH | Figures 10 and 14 , RDIFF $=54 \Omega$, $C_{L 1}=C_{L 2}=100 \mathrm{pF}$ | 250 |  | 2000 | ns |
|  | tPHL |  | 250 |  | 2000 |  |
| I tPLH - tPHL I Differential Receiver Skew | tSKD | Figures 10 and 14 , RDIFF $=54 \Omega$, $C_{L 1}=C_{L 2}=100 \mathrm{pF}$ |  | 100 |  | ns |
| Receiver Enable to Output Low | tzL | Figures 9 and 15, $\mathrm{C}_{\mathrm{RL}}=15 \mathrm{pF}$, S1 closed |  | 25 | 50 | ns |
| Receiver Enable to Output High | tzH | Figures 9 and 15, CRL $=15 \mathrm{pF}$, S2 closed |  | 25 | 50 | ns |
| Receiver Disable Time from Low | tLZ | Figures 9 and 15, CRL $=15 \mathrm{pF}$, S1 closed |  | 25 | 50 | ns |
| Receiver Disable Time from High | thz | Figures 9 and 15, CRL = 15pF, S2 closed |  | 25 | 50 | ns |
| Maximum Data Rate | fmax | tPLH, tPHL < 50\% of data period | 250 |  |  | kbps |
| Time to Shutdown | tSHDN | MAX483E/MAX487E (Note 5) | 50 | 200 | 600 | ns |
| Driver Enable from Shutdown to Output High | tzH(SHDN) | MAX483E/MAX487E, Figures 11 and 13, $C L=100 p F, S 2$ closed |  |  | 2000 | ns |
| Driver Enable from Shutdown to Output Low | tZL(SHDN) | MAX483E/MAX487E, Figures 11 and 13, $C_{L}=100 \mathrm{pF}$, S1 closed |  |  | 2000 | ns |
| Receiver Enable from Shutdown to Output High | tzH(SHDN) | MAX483E/MAX487E, Figures 9 and 15, $C L=15 p F, S 2$ closed |  |  | 2500 | ns |
| Receiver Enable from Shutdown to Output Low | tZL(SHDN) | MAX483E/MAX487E, Figures 9 and 15, $C L=15 p F, S 1$ closed |  |  | 2500 | ns |

## $\pm 15 k V$ ESD－Protected，Slew－Rate－Limited， Low－Power，RS－485／RS－422 Transceivers

## NOTES FOR ELECTRICAL／SWITCHING CHARACTERISTICS

Note 1：All currents into device pins are positive；all currents out of device pins are negative．All voltages are referenced to device ground unless otherwise specified
Note 2：All typical specifications are given for $\mathrm{V}_{C C}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ．
Note 3：Supply current specification is valid for loaded transmitters when DE＝0V．
Note 4：Applies to peak current．See Typical Operating Characteristics．
Note 5：The MAX481E／MAX483E／MAX487E are put into shutdown by bringing $\overline{R E}$ high and DE low．If the inputs are in this state for less than 50 ns ，the parts are guaranteed not to enter shutdown．If the inputs are in this state for at least 600 ns ，the parts are guaranteed to have entered shutdown．See Low－Power Shutdown Mode section．

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ ，unless otherwise noted．$)$


## $\pm 15 k V$ ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

$\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)



OUTPUT CURRENT vs.





## $\pm 15 k V$ ESD－Protected，Slew－Rate－Limited， Low－Power，RS－485／RS－422 Transceivers

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX481E／MAX483E MAX485E／MAX487E MAX1487E | MAX488E MAX490E | MAX489E MAX491E |  |  |
| 1 | 2 | 2 | RO | Receiver Output：If $A>B$ by 200 mV ，RO will be high； If $A<B$ by 200 mV ，RO will be low． |
| 2 | － | 3 | $\overline{R E}$ | Receiver Output Enable．RO is enabled when $\overline{\mathrm{RE}}$ is low；RO is high impedance when $\overline{R E}$ is high． |
| 3 | － | 4 | DE | Driver Output Enable．The driver outputs，Y and Z，are enabled by bringing DE high．They are high imped－ ance when DE is low．If the driver outputs are enabled， the parts function as line drivers．While they are high impedance，they function as line receivers if $\overline{R E}$ is low． |
| 4 | 3 | 5 | DI | Driver Input．A low on DI forces output Y low and out－ put $Z$ high．Similarly，a high on DI forces output $Y$ high and output $Z$ low． |
| 5 | 4 | 6， 7 | GND | Ground |
| － | 5 | 9 | Y | Noninverting Driver Output |
| － | 6 | 10 | Z | Inverting Driver Output |
| 6 | － | － | A | Noninverting Receiver Input and Noninverting Driver Output |
| － | 8 | 12 | A | Noninverting Receiver Input |
| 7 | － | － | B | Inverting Receiver Input and Inverting Driver Output |
| － | 7 | 11 | B | Inverting Receiver Input |
| 8 | 1 | 14 | VCC | Positive Supply： $4.75 \mathrm{~V} \leq \mathrm{V} \mathrm{CC} \leq 5.25 \mathrm{~V}$ |
| － | － | 1，8， 13 | N．C． | No Connect－not internally connected |

## $\pm 15 k V$ ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

MAX481E/MAX483E/MAX485E/MAX487E-MAX491E/MAX1487E


Figure 1. MAX481E/MAX483E/MAX485E/MAX487E/MAX1487E Pin Configuration and Typical Operating Circuit


Figure 2. MAX488E/MAX490E Pin Configuration and Typical Operating Circuit


Figure 3. MAX489E/MAX491E Pin Configuration and Typical Operating Circuit

# $\pm 15 k V$ ESD－Protected，Slew－Rate－Limited， Low－Power，RS－485／RS－422 Transceivers 

Function Tables（MAX481E／MAX483E／MAX485E／MAX487E／MAX1487E）

Table 1．Transmitting

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{R E}$ | $D E$ | $D I$ | $Z$ | $Y$ |
| $X$ | 1 | 1 | 0 | 1 |
| $X$ | 1 | 0 | 1 | 0 |
| 0 | 0 | $X$ | High－Z | High－Z |
| 1 | 0 | $X$ | High－Z＊ | High－Z＊ |

X＝Don＇t care
High－Z＝High impedance
＊Shutdown mode for MAX481E／MAX483E／MAX487E

Table 2．Receiving

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RE}}$ | DE | $\mathrm{A}-\mathrm{B}$ | RO |
| 0 | 0 | $\geq+0.2 \mathrm{~V}$ | 1 |
| 0 | 0 | $\leq-0.2 \mathrm{~V}$ | 0 |
| 0 | 0 | Inputs open | 1 |
| 1 | 0 | X | High－Z＊ |

X＝Don＇t care
High－Z＝High impedance
＊Shutdown mode for MAX481E／MAX483E／MAX487E

## Applications Information

The MAX481E／MAX483E／MAX485E／MAX487E－MAX491E and MAX1487E are low－power transceivers for RS－485 and RS－422 communications．These＂E＂versions of the MAX481，MAX483，MAX485，MAX487－MAX491，and MAX1487 provide extra protection against ESD．The rugged MAX481E，MAX483E，MAX485E，MAX497E－ MAX491E，and MAX1487E are intended for harsh envi－ ronments where high－speed communication is important． These devices eliminate the need for transient suppres－ sor diodes and the associated high capacitance loading． The standard（non－＂E＂）MAX481，MAX483，MAX485， MAX487－MAX491，and MAX1487 are recommended for applications where cost is critical．
The MAX481E，MAX485E，MAX490E，MAX491E，and MAX1487E can transmit and receive at data rates up to 2.5 Mbps ，while the MAX483E，MAX487E，MAX488E， and MAX489E are specified for data rates up to 250 kbps ．The MAX488E－MAX491E are full－duplex transceivers，while the MAX481E，MAX483E，MAX487E， and MAX1487E are half－duplex．In addition，driver－ enable（DE）and receiver－enable（RE）pins are included on the MAX481E，MAX483E，MAX485E，MAX487E， MAX489E，MAX491E，and MAX1487E．When disabled， the driver and receiver outputs are high impedance．
$\pm \mathbf{1 5 k V}$ ESD Protection
As with all Maxim devices，ESD－protection structures are incorporated on all pins to protect against electro－ static discharges encountered during handling and assembly．The driver outputs and receiver inputs have extra protection against static electricity．Maxim＇s engi－
neers developed state－of－the－art structures to protect these pins against ESD of $\pm 15 \mathrm{kV}$ without damage．The ESD structures withstand high ESD in all states：normal operation，shutdown，and powered down．After an ESD event，Maxim＇s MAX481E，MAX483E，MAX485E， MAX487E－MAX491E，and MAX1487E keep working without latchup．
ESD protection can be tested in various ways；the transmitter outputs and receiver inputs of this product family are characterized for protection to $\pm 15 \mathrm{kV}$ using the Human Body Model．
Other ESD test methodologies include IEC10004－2 con－ tact discharge and IEC1000－4－2 air－gap discharge（for－ merly IEC801－2）．

ESD Test Conditions
ESD performance depends on a variety of conditions． Contact Maxim for a reliability report that documents test set－up，test methodology，and test results．

Human Body Model
Figure 4 shows the Human Body Model，and Figure 5 shows the current waveform it generates when dis－ charged into a low impedance．This model consists of a 100 pF capacitor charged to the ESD voltage of inter－ est，which is then discharged into the test device through a $1.5 \mathrm{k} \Omega$ resistor．

IEC1000－4－2
The IEC1000－4－2 standard covers ESD testing and per－ formance of finished equipment；it does not specifically refer to integrated circuits（Figure 6）．

## $\pm 15 k V$ ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers



Figure 4. Human Body ESD Test Model


Figure 6. IEC1000-4-2 ESD Test Model


Figure 8. Driver DC Test Load


Figure 5. Human Body Model Current Waveform


Figure 7. IEC1000-4-2 ESD Generator Current Waveform


Figure 9. Receiver Timing Test Load

## 土15kV ESD－Protected，Slew－Rate－Limited， Low－Power，RS－485／RS－422 Transceivers



Figure 10．Driver／Receiver Timing Test Circuit


Figure 12．Driver Propagation Delays


Figure 14．Receiver Propagation Delays


Figure 11．Driver Timing Test Load


Figure 13．Driver Enable and Disable Times（except MAX488E and MAX490E


Figure 15．Receiver Enable and Disable Times（except MAX488E and MAX490E）

## $\pm 15 k V$ ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers



Figure 16. Driver Output Waveform and FFT Plot of MAX485E/MAX490E/MAX491E/MAX1487E Transmitting a 150 kHz Signal

The major difference between tests done using the Human Body Model and IEC1000-4-2 is higher peak current in IEC1000-4-2, because series resistance is lower in the IEC1000-4-2 model. Hence, the ESD withstand voltage measured to IEC1000-4-2 is generally lower than that measured using the Human Body Model. Figure 7 shows the current waveform for the 8 kV IEC1000-4-2 ESD contact-discharge test.
The air-gap test involves approaching the device with a charged probe. The contact-discharge method connects the probe to the device before the probe is energized.

## Machine Model

The Machine Model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by contact that occurs with handling and assembly during manufacturing. Of course, all pins require this protection during manufacturing-not just inputs and outputs. Therefore, after PC board assembly, the Machine Model is less relevant to I/O ports.

## MAX487E/MAX1487E:

128 Transceivers on the Bus
The $48 \mathrm{k} \Omega$, $1 / 4$-unit-load receiver input impedance of the MAX487E and MAX1487E allows up to 128 transceivers on a bus, compared to the 1 -unit load ( $12 \mathrm{k} \Omega$ input impedance) of standard RS-485 drivers ( 32 transceivers maximum). Any combination of MAX487E/MAX1487E and other RS-485 transceivers with a total of 32 unit loads or less can be put on the bus. The MAX481E, MAX483E, MAX485E, and MAX488E-MAX491E have standard $12 \mathrm{k} \Omega$ receiver input impedance.


Figure 17. Driver Output Waveform and FFT Plot of MAX483E/MAX487E-MAX489E Transmitting a 150 kHz Signal

## MAX483E/MAX487E/MAX488E/MAX489E:

Reduced EMI and Reflections
The MAX483E and MAX487E-MAX489E are slew-rate limited, minimizing EMI and reducing reflections caused by improperly terminated cables. Figure 16 shows the driver output waveform and its Fourier analysis of a 150 kHz signal transmitted by a MAX481E, MAX485E, MAX490E, MAX491E, or MAX1487E. Highfrequency harmonics with large amplitudes are evident. Figure 17 shows the same information displayed for a MAX483E, MAX487E, MAX488E, or MAX489E transmitting under the same conditions. Figure 17's high-frequency harmonics have much lower amplitudes, and the potential for EMI is significantly reduced.

## Low-Power Shutdown Mode <br> (MAX481E/MAX483E/MAX487E)

A low-power shutdown mode is initiated by bringing both $\overline{R E}$ high and DE low. The devices will not shut down unless both the driver and receiver are disabled. In shutdown, the devices typically draw only $0.5 \mu \mathrm{~A}$ of supply current.
$\overline{R E}$ and DE may be driven simultaneously; the parts are guaranteed not to enter shutdown if RE is high and DE is low for less than 50 ns . If the inputs are in this state for at least 600 ns , the parts are guaranteed to enter shutdown.
For the MAX481E, MAX483E, and MAX487E, the tzH and tZL enable times assume the part was not in the low-power shutdown state (the MAX485E, MAX488EMAX491E, and MAX1487E can not be shut down). The tZH(SHDN) and tZL(SHDN) enable times assume the parts were shut down (see Electrical Characteristics).

# 土15kV ESD－Protected，Slew－Rate－Limited， Low－Power，RS－485／RS－422 Transceivers 



Figure 18．Receiver Propagation Delay Test Circuit
It takes the drivers and receivers longer to become enabled from the low－power shutdown state（ZH（SHDN）， tZL（SHDN））than from the operating mode（ $\mathrm{Z} \mathrm{ZH}, \mathrm{tzL}$ ）．（The parts are in operating mode if the $\overline{R E}, D E$ inputs equal a logical 0,1 or 1,1 or 0,0 ．）

Driver Output Protection
Excessive output current and power dissipation caused by faults or by bus contention are prevented by two mechanisms．A foldback current limit on the output stage provides immediate protection against short circuits over the whole common－mode voltage range（see Typical Operating Characteristics）．In addition，a thermal shut－ down circuit forces the driver outputs into a high－imped－ ance state if the die temperature rises excessively．

Propagation Delay
Many digital encoding schemes depend on the differ－ ence between the driver and receiver propagation
delay times．Typical propagation delays are shown in Figures 19－22 using Figure 18＇s test circuit．
The difference in receiver delay times，tPLH－tPHL，is typically under 13 ns for the MAX481E，MAX485E， MAX490E，MAX491E，and MAX1487E，and is typically less than 100 ns for the MAX483E and MAX487E－ MAX489E．
The driver skew times are typically 5 ns（10ns max）for the MAX481E，MAX485E，MAX490E，MAX491E，and MAX1487E，and are typically 100 ns （ 800 ns max）for the MAX483E and MAX487E－MAX489E．

Typical Applications
The MAX481E，MAX483E，MAX485E，MAX487E－ MAX491E，and MAX1487E transceivers are designed for bidirectional data communications on multipoint bus transmission lines．Figures 25 and 26 show typical net－ work application circuits．These parts can also be used as line repeaters，with cable lengths longer than 4000 feet．
To minimize reflections，the line should be terminated at both ends in its characteristic impedance，and stub lengths off the main line should be kept as short as possi－ ble．The slew－rate－limited MAX483E and MAX487E－ MAX489E are more tolerant of imperfect termination． Bypass the $\mathrm{V}_{\mathrm{Cc}}$ pin with $0.1 \mu \mathrm{~F}$ ．

Isolated RS－485
For isolated RS－485 applications，see the MAX253 and MAX1480 data sheets．

Line Length vs．Data Rate The RS－485／RS－422 standard covers line lengths up to 4000 feet．Figures 23 and 24 show the system differen－ tial voltage for the parts driving 4000 feet of 26AWG twisted－pair wire at 110 kHz into $100 \Omega$ loads．

## $\pm 15 k V$ ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

MAX481E/MAX483E/MAX485E/MAX487E-MAX491E/MAX1487E


Figure 19. MAX481E/MAX485E/MAX490E/MAX1487E Receiver tPHL


Figure 21. MAX483E/MAX487E-MAX489E Receiver tPHL


Figure 23. MAX481E/MAX485E/MAX490E/MAX491E/ MAX1487E System Differential Voltage at 110kHz Driving 4000ft of Cable


Figure 20. MAX481E/MAX485E/MAX490E/MAX491E/ MAX1487E Receiver tPLH


Figure 22. MAX483E/MAX487E-MAX489E Receiver tPLH


Figure 24. MAX483E/MAX1487E-MAX489E System Differential Voltage at 110 kHz Driving 4000 ft of Cable

## $\pm 15 k V$ ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers



Figure 25. MAX481E/MAX483E/MAX485E/MAX487E/MAX1487E Typical Half-Duplex RS-485 Network


NOTE: $\overline{R E}$ AND DEON MAX489E/MAX491E ONLY.

Figure 26. MAX488E-MAX491E Full-Duplex RS-485 Network
$\qquad$

## 土15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

| PART | TEMP. RA |
| :--- | ---: |
| MAX483ECPA | $0^{\circ} \mathrm{C}$ to + |
| MAX483ECSA | $0^{\circ} \mathrm{C}$ to + |
| MAX483EEPA | $-40^{\circ} \mathrm{C}$ to +8 |
| MAX483EESA | $-40^{\circ} \mathrm{C}$ to + |
| MAX485ECPA | $0^{\circ} \mathrm{C}$ to + |
| MAX485ECSA | $0^{\circ} \mathrm{C}$ to + |
| MAX485EEPA | $-40^{\circ} \mathrm{C}$ to +8 |
| MAX485EESA | $-40^{\circ} \mathrm{C}$ to + |
| MAX487ECPA | $0^{\circ} \mathrm{C}$ to + |
| MAX487ECSA | $0^{\circ} \mathrm{C}$ to + |
| MAX487EEPA | $-40^{\circ} \mathrm{C}$ to +8 |
| MAX487EESA | $-40^{\circ} \mathrm{C}$ to + |
| MAX488ECPA | $0^{\circ} \mathrm{C}$ to + |
| MAX488ECSA | $0^{\circ} \mathrm{C}$ to + |
| MAX488EEPA | $-40^{\circ} \mathrm{C}$ to +8 |
| MAX488EESA | $-40^{\circ} \mathrm{C}$ to +8 |

$\qquad$

# Single-Supply, MicroPOWER OPERATIONAL AMPLIFIERS 

OPA241 Family optimized for +5 V supply.
OPA251 Family optimized for $\pm 15 \mathrm{~V}$ supply.

## FEATURES

- MicroPOWER: $\mathrm{I}_{\mathrm{Q}}=25 \mu \mathrm{~A}$
- SINGLE-SUPPLY OPERATION
- RAIL-TO-RAIL OUTPUT (within 50mV)
- WIDE SUPPLY RANGE Single Supply: +2.7 V to +36 V
Dual Supply: $\pm 1.35 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
- LOW OFFSET VOLTAGE: $\pm 250 \mu \mathrm{~V}$ max
- HIGH COMMON-MODE REJECTION: 124dB
- HIGH OPEN-LOOP GAIN: 128dB
- SINGLE, DUAL, AND QUAD


## APPLICATIONS

- BATTERY OPERATED INSTRUMENTS
- PORTABLE DEVICES
- MEDICAL INSTRUMENTS
- TEST EQUIPMENT


## DESCRIPTION

The OPA241 series and OPA251 series are specifically designed for battery powered, portable applications. In addition to very low power consumption ( $25 \mu \mathrm{~A}$ ), these amplifiers feature low offset voltage, rail-to-rail output swing, high common-mode rejection, and high open-loop gain.
The OPA241 series is optimized for operation at low power supply voltage while the OPA251 series is optimized for high power supplies. Both can operate from either single $(+2.7 \mathrm{~V}$ to $+36 \mathrm{~V})$ or dual supplies $( \pm 1.35 \mathrm{~V}$ to $\pm 18 \mathrm{~V})$. The input common-mode voltage range extends 200 mV below the negative supply-ideal for single-supply applications.
They are unity-gain stable and can drive large capacitive loads. Special design considerations assure that these products are easy to use. High performance is maintained as the amplifiers swing to their specified limits. Because the initial offset voltage ( $\pm 250 \mu \mathrm{~V}$ max) is so low, user adjustment is usually not required. However, external trim pins are provided for special applications (single versions only).
The OPA241 and OPA251 (single versions) are available in standard 8-pin DIP and SO-8 surface-mount packages. The OPA2241 and OPA2251 (dual versions) come in 8 -pin DIP and SO-8 surface-mount packages. The OPA4241 and OPA4251 (quad versions) are available in 14-pin DIP and SO-14 surface-mount packages. All are fully specified from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and operate from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


14-Pin DIP, SO-14

## SPECIFICATIONS: $\mathrm{V}_{\mathrm{S}}=2.7 \mathrm{~V}$ to 5 V

At $T_{A}=+25^{\circ} \mathrm{C}, R_{L}=100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{S}} / 2$, unless otherwise noted.
Boldface limits apply over the specified temperature range, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | CONDITION | OPA241UA, PA OPA2241UA, PA OPA4241UA, PA |  |  | OPA251UA, PA OPA2251UA, PA OPA4251UA, PA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP(1) | MAX | MIN | TYP(1) | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ vs Temperature vs Power Supply $\begin{array}{r} \mathrm{V}_{\mathrm{OS}} \\ \mathrm{dV}_{\mathrm{OS}} / \mathrm{dT} \\ \text { PSRR } \end{array}$ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ <br> Channel Separation (dual, quad) | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{S}}=2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}}=2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \pm 50 \\ \pm 100 \\ \pm 0.4 \\ 3 \\ \\ 0.3 \end{gathered}$ | $\begin{array}{r}  \pm 250 \\ \pm 400 \\ \\ 30 \\ 30 \end{array}$ |  | $\begin{gathered} \pm 100 \\ \pm 130 \\ \pm 0.6 \\ * \\ * \end{gathered}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| INPUT BIAS CURRENT <br> Input Bias Current(2) $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ <br> Input Offset Current $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -4 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} -20 \\ -25 \\ \pm 2 \\ \pm 2 \end{gathered}$ |  | * <br> * |  | $\begin{aligned} & \text { nA } \\ & \text { nA } \\ & \text { nA } \\ & \text { nA } \end{aligned}$ |
| NOISE <br> Input Voltage Noise, $\mathrm{f}=0.1 \mathrm{~Hz}$ to 10 Hz <br> Input Voltage Noise Density, $f=1 \mathrm{kHz} \quad e_{n}$ <br> Current Noise Density, $f=1 \mathrm{kHz}$ |  |  | $\begin{gathered} 1 \\ 45 \\ 40 \end{gathered}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ |  | $\mu \vee p-p$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Voltage Range Common-Mode Rejection Ratio $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=-0.2 \mathrm{~V} \text { to }(\mathrm{V}+)-0.8 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \text { to }(\mathrm{V}+)-0.8 \mathrm{~V} \end{gathered}$ | $\begin{gathered} -0.2 \\ 80 \\ 80 \end{gathered}$ | 106 | (V+) -0.8 |  | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{7}\| \| 2 \\ & 10^{9}\| \| \end{aligned}$ |  |  | $\begin{aligned} & * \\ & * \end{aligned}$ |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-Loop Voltage Gain $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & R_{L}=100 \mathrm{k} \Omega, V_{O}=(\mathrm{V}-)+100 \mathrm{mV} \text { to }(\mathrm{V}+)-100 \mathrm{mV} \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, V_{0}=(\mathrm{V}-)+100 \mathrm{mV} \text { to }(\mathrm{V}+)-100 \mathrm{mV} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, V_{O}=(\mathrm{V}-)+200 \mathrm{mV} \text { to }(\mathrm{V}+)-200 \mathrm{mV} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, V_{O}=(\mathrm{V}-)+200 \mathrm{mV} \text { to }(\mathrm{V}+)-200 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \\ & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 120 \\ & 120 \end{aligned}$ |  |  | * <br> * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product <br> Slew Rate <br> Overload Recovery Time | $\begin{gathered} V_{S}=5 V, G=1 \\ V_{I N} \cdot G=V_{S} \end{gathered}$ |  | $\begin{gathered} 35 \\ 0.01 \\ 60 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ |  | kHz <br> V/ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| OUTPUT <br> Voltage Output Swing from Rail(3) $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ <br> Short-Circuit Current <br> Single Versions <br> Dual, Quad Versions <br> Capacitive Load Drive <br> $\mathrm{C}_{\text {LOAD }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{S}} / 2, \mathrm{~A}_{\mathrm{OL}} \geq 70 \mathrm{~dB} \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{S}} / 2, \mathrm{~A}_{\mathrm{OL}} \geq 100 \mathrm{~dB} \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \text { to } V_{S} / 2, \mathrm{~A}_{\mathrm{OL}} \geq 100 \mathrm{~dB} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{S}} / 2, \mathrm{~A}_{\mathrm{OL}} \geq 100 \mathrm{~dB} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } V_{\mathrm{S}} / 2, \mathrm{~A}_{\mathrm{OL}} \geq 100 \mathrm{~dB} \end{aligned}$ |  | $\begin{array}{\|c} 50 \\ 75 \\ \\ 100 \\ \\ -24 /+4 \\ -30 /+4 \end{array}$ | $\begin{aligned} & 100 \\ & 100 \\ & 200 \\ & 200 \end{aligned}$ <br> rve |  | * <br> * <br> * <br> * <br> * <br> * |  | mV <br> mV <br> mV <br> mV <br> mV <br> mA <br> mA |
| POWER SUPPLY <br> Specified Voltage Range Operating Voltage Range Quiescent Current (per amplifier) $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-\mathbf{4 0 ^ { \circ } \mathrm { C } \text { to } + 8 5 ^ { \circ } \mathrm { C }} \\ \mathrm{I}_{\mathrm{O}}=0 \\ \mathrm{I}_{\mathrm{O}}=0 \\ \hline \end{gathered}$ | +2.7 | $\left\lvert\, \begin{gathered} +2.7 \text { to }+5 \\ \pm 25 \end{gathered}\right.$ | $\begin{aligned} & +36 \\ & \pm 30 \\ & \pm 36 \end{aligned}$ | * | * <br> * | * | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| TEMPERATURE RANGE <br> Specified Range <br> Operating Range <br> Storage Range <br> Thermal Resistance <br> 8-Pin DIP <br> SO-8 Surface Mount <br> 14-Pin DIP <br> SO-14 Surface Mount |  | $\begin{aligned} & -40 \\ & -55 \\ & -55 \end{aligned}$ | $\begin{gathered} 100 \\ 150 \\ 80 \\ 100 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \\ +125 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specifications the same as OPA241UA, PA.

NOTES: (1) $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$. (2) The negative sign indicates input bias current flows out of the input terminals. (3) Output voltage swings are measured between the output and power supply rails.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

SPECIFICATIONS: $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$
At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ connected to ground, unless otherwise noted.
Boldface limits apply over the specified temperature range, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | CONDITION | OPA241UA, PA OPA2241UA, PA OPA4241UA, PA |  |  | OPA251UA, PA OPA2251UA, PA OPA4251UA, PA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ <br> vs Temperature <br> $\mathrm{dV}_{\mathrm{OS}} / \mathrm{dT}$ <br> vs Power Supply $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ <br> Channel Separation (dual, quad) | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 1.35 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 1.35 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \pm 100 \\ \pm 150 \\ \pm 0.6 \\ * \\ * \end{gathered}$ | * |  | $\begin{gathered} \pm 50 \\ \pm 100 \\ \pm 0.5 \\ 3 \\ \\ 0.3 \end{gathered}$ | $\begin{array}{r}  \pm 250 \\ \pm 300 \\ \\ 30 \\ 30 \end{array}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| INPUT BIAS CURRENT <br> Input Bias Current ${ }^{(1)}$ $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ <br> Input Offset Current $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ |  |  | * <br> * |  |  | $\begin{gathered} -4 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} -20 \\ -25 \\ \pm 2 \\ \pm 2 \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| NOISE <br> Input Voltage Noise, $\mathrm{f}=0.1 \mathrm{~Hz}$ to 10 Hz Input Voltage Noise Density, $f=1 \mathrm{kHz} \quad e_{n}$ Current Noise Density, $f=1 \mathrm{kHz}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ |  |  | $\begin{gathered} 1 \\ 45 \\ 40 \end{gathered}$ |  | $\mu \mathrm{Vp-p}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Voltage Range $\mathrm{V}_{\mathrm{CM}}$ Common-Mode Rejection Ratio $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=-15.2 \mathrm{~V} \text { to } 14.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=-15 \mathrm{~V} \text { to } 14.2 \mathrm{~V} \end{aligned}$ |  | * |  | $\left\lvert\, \begin{gathered} (\mathrm{V}-)-0.2 \\ 100 \\ 100 \end{gathered}\right.$ | 124 | (V+) -0.8 | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | * |  |  | $\begin{aligned} & 10^{7}\| \| 2 \\ & 10^{9}\| \| \end{aligned}$ |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-Loop Voltage Gain $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}=-14.75 \mathrm{~V} \text { to }+14.75 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}=-14.75 \mathrm{~V} \text { to }+14.75 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}=-14.7 \mathrm{~V} \text { to }+14.7 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}=-14.7 \mathrm{~V} \text { to }+14.7 \mathrm{~V} \\ \hline \end{gathered}$ |  | * <br> * |  | $\begin{aligned} & 100 \\ & 100 \\ & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 128 \\ & 128 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE <br> Gain-Bandwidth Product <br> Slew Rate <br> Overload Recovery Time | $\begin{gathered} G=1 \\ V_{\mathbb{I N}} \cdot G=V_{S} \end{gathered}$ |  | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ |  |  | $\begin{gathered} 35 \\ 0.01 \\ 60 \end{gathered}$ |  | kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| OUTPUT <br> Voltage Output Swing from Rail(2) $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ <br> Short-Circuit Current <br> Single Versions <br> Dual Versions <br> Capacitive Load Drive <br> $C_{\text {LOAD }}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~A}_{\mathrm{OL}} \geq 70 \mathrm{~dB} \\ \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~A}_{\mathrm{OL}} \geq 100 \mathrm{~dB} \\ \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~A}_{\mathrm{OL}} \geq 100 \mathrm{~dB} \\ \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~A}_{\mathrm{OL}} \geq 100 \mathrm{~dB} \\ \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~A}_{\mathrm{OL}} \geq 100 \mathrm{~dB} \end{gathered}$ |  | $*$ $*$ <br> * <br> * <br> * <br> * |  |  | $\begin{gathered} 50 \\ 75 \\ \\ 100 \\ \\ -21 /+4 \\ -50 /+4 \\ \text { Typical } C \\ \hline \end{gathered}$ | $\begin{aligned} & 250 \\ & 250 \\ & 300 \\ & 300 \end{aligned}$ <br> rve | mV <br> mV <br> mV <br> mV <br> mV <br> mA <br> mA |
| POWER SUPPLY <br> Specified Voltage Range <br> Operating Voltage Range <br> Quiescent Current (per amplifier) $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{I}_{\mathrm{O}}=0 \\ \mathrm{I}_{\mathrm{O}}=0 \\ \hline \end{gathered}$ | * | * <br> * | * | $\pm 1.35$ | $\begin{aligned} & \pm 15 \\ & \pm 27 \end{aligned}$ | $\begin{aligned} & \pm 18 \\ & \pm 38 \\ & \pm 45 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| TEMPERATURE RANGE <br> Specified Range <br> Operating Range <br> Storage Range <br> Thermal Resistance <br> 8-Pin DIP <br> SO-8 Surface Mount <br> 14-Pin DIP <br> SO-14 Surface Mount |  | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & -40 \\ & -55 \\ & -55 \end{aligned}$ | $\begin{gathered} 100 \\ 150 \\ 80 \\ 100 \end{gathered}$ | $\begin{gathered} +85 \\ +125 \\ +125 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specifications the same as OPA251UA, PA.

NOTES: (1) The negative sign indicates input bias current flows out of the input terminals. (2) Output voltage swings are measured between the output and power supply rails.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$



NOTES: (1) Stresses above these ratings may cause permanent damage. (2) Input terminals are diode-clamped to the power supply rails. Input signals that can swing more that 0.5 V beyond the supply rails should be currentlimited to 5 mA or less. (3) One amplifier per package.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION

| PRODUCT | SPECIFIED VOLTAGE | OPERATING VOLTAGE RANGE | PACKAGE | PACKAGE DRAWING NUMBER ${ }^{(1)}$ | SPECIFICATION TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPA241 SERIE |  |  |  |  |  |
| Single OPA241PA OPA241UA | $\begin{aligned} & 2.7 \mathrm{~V} \text { to } 5 \mathrm{~V} \\ & 2.7 \mathrm{~V} \text { to } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \end{aligned}$ | 8-Pin DIP <br> SO-8 Surface Mount | $\begin{aligned} & 006 \\ & 182 \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| Dual OPA2241PA OPA2241UA | $\begin{aligned} & 2.7 \mathrm{~V} \text { to } 5 \mathrm{~V} \\ & 2.7 \mathrm{~V} \text { to } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \end{aligned}$ | 8-Pin DIP <br> SO-8 Surface Mount | $\begin{aligned} & 006 \\ & 182 \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| Quad OPA4241PA OPA4241UA | $\begin{aligned} & 2.7 \mathrm{~V} \text { to } 5 \mathrm{~V} \\ & 2.7 \mathrm{~V} \text { to } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \end{aligned}$ | 14-Pin DIP <br> SO-14 Surface Mount | $\begin{aligned} & 010 \\ & 235 \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| OPA251 SERIE |  |  |  |  |  |
| Single OPA251PA OPA251UA | $\begin{aligned} & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \end{aligned}$ | 8-Pin DIP <br> SO-8 Surface Mount | $\begin{aligned} & 006 \\ & 182 \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| Dual <br> OPA2251PA <br> OPA2251UA | $\begin{aligned} & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \end{aligned}$ | 8-Pin DIP <br> SO-8 Surface Mount | $\begin{aligned} & 006 \\ & 182 \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| Quad OPA4251PA OPA4251UA | $\begin{aligned} & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \\ & 2.7 \mathrm{~V} \text { to } 36 \mathrm{~V} \end{aligned}$ | 14-Pin DIP <br> SO-14 Surface Mount | $\begin{aligned} & 010 \\ & 235 \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

## TYPICAL PERFORMANCE CURVES

At $T_{A}=+25^{\circ} \mathrm{C}$, and $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{S}} / 2$ (ground for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ ), unless otherwise noted.
Curves apply to OPA241 and OPA251 unless specified.


## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}$, and $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{S}} / 2$ (ground for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ ), unless otherwise noted.
Curves apply to OPA241 and OPA251 unless specified.







## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}$, and $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{S}} / 2$ (ground for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ ), unless otherwise noted.
Curves apply to OPA241 and OPA251 unless specified.






OPA251 SERIES OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION


Offset Voltage Drift $\left(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right)$

## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}$, and $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{S}} / 2$ (ground for $\mathrm{V}_{\mathrm{S}} \pm 15 \mathrm{~V}$ ), unless otherwise noted.
Curves apply to OPA241 and OPA251 unless specified.


OPA241
SMALL-SIGNAL STEP RESPONSE $V_{S}=+5 \mathrm{~V}, \mathrm{G}=+1, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

$200 \mu \mathrm{~s} / \mathrm{div}$

OPA251
SMALL-SIGNAL STEP RESPONSE
$\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{G}=+1, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}$


200 us/div


OPA241
LARGE-SIGNAL STEP RESPONSE $V_{S}=+5 \mathrm{~V}, \mathrm{G}+1, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

$200 \mu \mathrm{~s} / \mathrm{div}$

OPA251
LARGE-SIGNAL STEP RESPONSE
$V_{S}= \pm 15 \mathrm{~V}, G=+1, R_{L}=100 \mathrm{k} \Omega, C_{L}=500 \mathrm{pF}$

$2 \mathrm{~ms} / \mathrm{div}$

## APPLICATIONS INFORMATION

The OPA241 and OPA251 series are unity-gain stable and suitable for a wide range of general purpose applications. Power supply pins should be bypassed with $0.01 \mu \mathrm{~F}$ ceramic capacitors.

## OPERATING VOLTAGE

The OPA241 series is laser-trimmed for low offset voltage and drift at low supply voltage $\left(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}\right)$. The OPA251 series is trimmed for $\pm 15 \mathrm{~V}$ operation. Both products operate over the full voltage range $(+2.7 \mathrm{~V}$ to +36 V or $\pm 1.35 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ) with some compromises in offset voltage and drift performance. However, all other parameters have similar performance. Key parameters are guaranteed over the specified temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage or temperature are shown in typical performance curves.

## OFFSET VOLTAGE TRIM

As mentioned previously, offset voltage of the OPA241 series is laser-trimmed at +5 V . The OPA251 series is trimmed at $\pm 15 \mathrm{~V}$. Because the initial offset is so low, user adjustment is usually not required. However, the OPA241 and OPA251 (single op amp versions) provide offset voltage trim connections on pins 1 and 5. Offset voltage can be adjusted by connecting a potentiometer as shown in Figure 1. This adjustment should be used only to null the offset of the op amp, not to adjust system offset or offset produced by the signal source. Nulling offset could degrade the offset drift behavior of the op amp. While it is not possible to predict the exact change in drift, the effect is usually small.


FIGURE 1. OPA241 and OPA251 Offset Voltage Trim Circuit.

## CAPACITIVE LOAD AND STABILITY

The OPA241 series and OPA251 series can drive a wide range of capacitive loads. However, all op amps under certain conditions may be unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability.

Figures 2 and 3 show the regions where the OPA241 series and OPA251 series have the potential for instability. As shown, the unity gain configuration with low supplies is the most susceptible to the effects of capacitive load. With $\mathrm{V}_{\mathrm{S}}=$ $+5 \mathrm{~V}, \mathrm{G}=+1$, and $\mathrm{I}_{\text {OUT }}=0$, operation remains stable with load capacitance up to approximately 200 pF . Increasing supply voltage, output current, and/or gain significantly improves capacitive load drive. For example, increasing the supplies to $\pm 15 \mathrm{~V}$ and gain to 10 allows approximately 2700 pF to be driven.
One method of improving capacitive load drive in the unity gain configuration is to insert a resistor inside the feedback loop as shown in Figure 4. This reduces ringing with large capacitive loads while maintaining dc accuracy. For example, with $\mathrm{V}_{\mathrm{S}}= \pm 1.35 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega$, the OPA241 series and OPA251 series perform well with capacitive loads in excess of 1000 pF . Without the series resistor, capacitive load drive is typically 200 pF for these conditions. However, this method will result in a slight reduction of output voltage swing.


FIGURE 2. Stability-Capacitive Load versus Output Current for Low Supply Voltage.


FIGURE 3. Stability-Capacitive Load versus Output Current for $\pm 15 \mathrm{~V}$ Supplies.

OPA251, 2251, 4251
"


FIGURE 4. Series Resistor in Unity Gain Configuration Improves Capacitive Load Drive.


NOTE: Low and high-side sensing circuits can be used independently.

FIGURE 5. Low and High-Side Battery Current Sensing.

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

## 1.2 $\mu$ A Max, Single/Dual/Quad, Single-Supply Op Amps


#### Abstract

General Description The MAX406/MAX407/MAX409/MAX417-MAX419 are single, dual, and quad low-voltage, micropower, precision op amps designed for battery-operated systems. They feature a supply current of less than $1.2 \mu \mathrm{~A}$ per amplifier that is relatively constant over the entire supply range, which represents a 15 to 20 times improvement over industry-standard micropower op amps. A unique output stage enables these op amps to operate at ultra-low supply current while maintaining linearity under loaded conditions. In addition, the output is capable of sourcing 1.8 mA when powered by a 9 V battery. The common-mode input-voltage range extends from the negative rail to within 1.1 V of the positive supply (for the singles, 1.2 V for the duals and quads), and the output stage swings rail-to-rail. The entire family is designed to maintain good DC characteristics over the operating temperature range, minimizing the input referred errors. The MAX406 is a single op amp with two modes of operation: compensated mode and decompensated mode. Floating BW (pin 8) or connecting it to V - internally compensates the amplifier. In this mode, the MAX406 is unity-gain stable with a $5 \mathrm{~V} / \mathrm{ms}$ typical slew rate and an 8 kHz gain bandwidth. Connecting BW to V+ puts the MAX406 into decompensated mode with a $20 \mathrm{~V} / \mathrm{ms}$ typical slew rate and a 40 kHz gain bandwidth ( $\mathrm{AVCL} \geq 2 \mathrm{VN}$ ). The dual MAX407 and quad MAX418 are internally compensated to be unity-gain stable. The MAX409/MAX417/ MAX419 single/dual/quad op amps feature 150 kHz typical bandwidth, $75 \mathrm{~V} / \mathrm{ms}$ slew rate, and stability for gains of $10 \mathrm{~V} N$ or greater.


## Applications

Battery-Powered Systems
Medical Instruments
Electrometer Amplifiers
Intrinsically Safe Systems
Photodiode Pre-Amps
pH Meters

Features

- $1.2 \mu \mathrm{~A}$ Max Quiescent Current per Amplifier
- +2.5V to +10V Single-Supply Range
- 500 0 V Max Offset Voltage (MAX406A/MAX409A)
- <0.1pA Typical Input Bias Current
- Output Swings Rail-to-Rail
- Input Voltage Range Includes Negative Rail

Selection Table

| PART <br> NUMBER | NO. OF <br> AMPLI- <br> FIERS | GAIN-BW <br> PRODUCT <br> (kHz,TYP) | GAIN <br> STABILITY <br> (V/V) | OFFSET <br> VOLTAGE <br> (mV, MAX) |
| :--- | :---: | :---: | :---: | :---: |
| MAX406A | 1 | $8^{*} / 40^{\star \star}$ | $1^{*} / 2^{\star *}$ | 0.5 |
| MAX4068 | 1 | $8^{*} / 40^{\star \star}$ | $1^{*} / 2^{\star \star}$ | 2.0 |
| MAX407 | 2 | 8 | 1 | 3.0 |
| MAX409A | 1 | 150 | 10 | 0.5 |
| MAX409B | 1 | 150 | 10 | 2.0 |
| MAX417 | 2 | 150 | 10 | 3.0 |
| MAX418 | 4 | 8 | 1 | 4.0 |
| MAX419 | 4 | 150 | 10 | 4.0 |

* With BW pin open or connected to $V$ -
** With BW pin connected to $\mathrm{V}+$

Typical Operating Circuit


## 1.2 $\mu$ A Max, Single/Dual/Quad, Single-Supply Op Amps

| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Total Supply Voltage (V+ to V-).......................................12V | 14-Pin Plastic DIP (derate $10.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .800 mW |
| Input Voltage ................................... $\mathrm{V}++0.3 \mathrm{~V}$ ) to ( $\mathrm{V}-\mathrm{-} 0.3 \mathrm{~V}$ ) | 14-Pin SO (derate $8.33 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ............. 667 mW |
| Continuous Current | 14-Pin CERDIP (derate $9.09 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots \ldots \ldots . .727 \mathrm{~mW}$ |
| All Input Pins ......................................................... 10 mA | Operating Temperature Ranges: |
| All Other Pins ......................................................... 50 mA | MAX4__C_ _ .................................................. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Short-Circuit Duration ..........................................Continuous |  |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) | MAX4__M_ _ ............................................ $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| 8 -Pin Plastic DIP (derate $9.09 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots .727 \mathrm{~mW}$ | Storage Temperature Range ............................ $65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| 8 -Pin SO (derate $5.88 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots \ldots \ldots \ldots . . . . . .471 \mathrm{~mW}$ | Lead Temperature (soldering, 10sec) ............................ $300^{\circ} \mathrm{C}$ |

Note 1: Absolute Maximum Ratings do not apply to devices supplied in die or wafer form
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | Vos | MAX406A, MAX409A |  |  | 0.25 | 0.5 | mV |
|  |  | MAX406B, MAX409B |  |  | 0.75 | 2.0 |  |
|  |  | MAX407, MAX417 |  |  | 1.0 | 3.0 |  |
|  |  | MAX418, MAX419 |  |  | 1.0 | 4.0 |  |
| Input Bias Current | IB | VCM $=0 \mathrm{~V}$ (Note 2) |  |  | <0.1 | 10.0 | pA |
| Large-Signal Voltage Gain | Avol | $\begin{aligned} & R_{\mathrm{L}}=1 \mathrm{M} \Omega, \\ & \mathrm{~V}_{\text {OUT }}= \pm 2 \mathrm{~V} \end{aligned}$ | MAX406A, MAX409A | 200 | 1000 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | MAX406B, MAX407, MAX409B, MAX41_ | 100 | 1000 |  |  |
|  |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega, \mathrm{V}_{\text {OUT }}= \pm 4 \mathrm{~V}, \mathrm{~V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}$ |  | 10 | 23 |  |  |
| Gain Bandwidth | GBW | MAX406A/B | Compensated mode | 4 | 8 |  | kHz |
|  |  |  | Decompensated mode $(A V=2 V N)$ | 20 | 40 |  |  |
|  |  | MAX407, MAX418 |  | 4 | 8 |  |  |
|  |  | MAX409A/B, MAX417, MAX419, AVCL $\geq 10 \mathrm{~V}$ N |  | 80 | 150 |  |  |
| Input Common-Mode Range | CMR | MAX406A/B, MAX409A/B |  | $V$ - |  | +-1.1 | V |
|  |  | MAX407, MAX41_ |  | $\checkmark$ - |  | +-1.2 |  |
| Output Voltage Swing | Vo | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ |  | $\pm 2.47$ | $\pm 2.49$ |  | V |
| Common-Mode Rejection Ratio | CMRR | (Note 3) | MAX406A, MAX409A | 70 | 80 |  | dB |
|  |  |  | MAX406B, MAX407, MAX409B, MAX41_ | 60 | 80 |  |  |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{I N}=0 \mathrm{~V} \\ & V_{+}=2.5 \mathrm{~V} \text { to } 7.5 \mathrm{~V} \end{aligned}$ | MAX406A, MAX409A |  | 50 | 100 | $\mu \mathrm{V} / \mathrm{N}$ |
|  |  |  | MAX406B, MAX409B |  | 150 | 300 |  |
|  |  |  | MAX407, MAX41_ |  | 200 | 600 |  |

$\qquad$

### 1.2 4 A Max, Single/Dual/Quad, Single-Supply Op Amps

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate | SR | MAX406A/B | Compensated mode | 3 | 5 |  | $\mathrm{V} / \mathrm{ms}$ |
|  |  |  | Decompensated mode ( $\mathrm{AV}=2 \mathrm{~V} N$ ) | 12 | 20 |  |  |
|  |  | MAX407, MAX418 |  | 3 | 5 |  |  |
|  |  | MAX409A/B, MAX417, MAX419 AvCL $\geq 10 \mathrm{~V} N$ |  | 40 | 80 |  |  |
| Supply Current Per Amplifier | ISY |  |  |  | 1.0 | 1.2 | $\mu \mathrm{A}$ |
| Output Sink Current | IOSINK | $V_{\text {OUT }}=$ OV |  | 100 | 200 |  | $\mu \mathrm{A}$ |
| Output Source Current | Iosource | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 300 | 600 |  | $\mu \mathrm{A}$ |
| Supply Voltage $(V+\text { to } V-)$ | $V_{S}$ |  |  | 2.5 |  | 10.0 | V |
| Input Noise Voltage | $e_{n}$ | $\mathrm{f}_{0}=1 \mathrm{kHz}$ |  |  | 150 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{\mathrm{O}}=0.1 \mathrm{~Hz}$ to 10 Hz |  |  | 6 |  | $\mu \vee_{p-p}$ |

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | Vos | MAX406A, MAX409A |  |  |  | 0.95 | mV |
|  |  | MAX406B, MAX409B |  |  |  | 3.00 |  |
|  |  | MAX407 |  |  |  | 4.00 |  |
|  |  | MAX41_ |  |  |  | 5.00 |  |
| Offset-Voltage Tempco | TCvos | MAX406A, MAX409A, 100\% drift tested |  |  | 2 | 10 | $\mu V /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ | $V_{C M}=O V$ |  |  |  | 20 | pA |
| Large-Signal Voltage Gain | Avol | $\begin{aligned} & R_{L}=1 M \Omega, \\ & V_{O U T}= \pm 2 V \end{aligned}$ | MAX406A, MAX409A | 100 |  |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | MAX406B | 50 |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$, (VOUT $= \pm 4 \mathrm{~V}, \mathrm{~V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}$ |  | 10 |  |  |  |
| Output Voltage, Swing | $\mathrm{V}_{\mathrm{O}}$ | $R L=1 M \Omega$ |  | $\pm 2.45$ |  |  | V |
| Common-Mode Rejection Ratio | CMRR | (Note 3) | MAX406A, MAX409A | 66 |  |  | dB |
|  |  |  | $\begin{aligned} & \text { MAX406B, MAX407 } \\ & \text { MAX409B, MAX41_ } \end{aligned}$ | 60 |  |  |  |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{I N}=0 \mathrm{~V}, \\ & V+=2.5 \mathrm{~V} \text { to } 7.5 \mathrm{~V} \end{aligned}$ | MAX406A, MAX409A |  |  | 150 | $\mu \mathrm{V} / \mathrm{N}$ |
|  |  |  | MAX406B, MAX409B |  |  | 450 |  |
|  |  |  | MAX407, MAX41_ |  |  | 800 |  |

## 1.2 $\mu$ A Max, Single/Dual/Quad, Single-Supply Op Amps

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP |
| :--- | :---: | :---: | :---: | :---: |
| Supply Current <br> Per Amplifier | ISY |  |  | 1.6 |
| Output Sink Current | IOSINK | VOUT $=$ OV | 50 | $\mu \mathrm{~A}$ |
| Output Source Current | IOSOURCE | VOUT $=$ OV | 250 | $\mu \mathrm{~A}$ |

ELECTRICAL CHARACTERISTICS
$\left(\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | Vos | MAX406A, MAX409A |  |  | 1.10 | mV |
|  |  | MAX406B, MAX409B |  |  | 3.00 |  |
|  |  | MAX407, MAX417 |  |  | 4.00 |  |
|  |  | MAX418, MAX419 |  |  | 5.00 |  |
| Offset-Voltage Tempco | TCvos | MAX406A, MAX409A, 100\% drift tested |  |  | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{l}_{\mathrm{B}}$ | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | 50 | pA |
| Large-Signal Voltage Gain | Avol | $\begin{aligned} & R_{L}=1 M \Omega, \\ & V O U T= \pm 2 V \end{aligned}$ | MAX406A, MAX409A | 50 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | MAX406B, MAX407, MAX409B, MAX41_ | 25 |  |  |
|  |  | $R_{L}=1 \mathrm{M} \Omega, \mathrm{VOUT}^{\prime}= \pm 4 \mathrm{~V}, \mathrm{~V}+=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}$ |  | 10 |  |  |
| Output Voltage Swing | $\mathrm{v}_{\mathrm{O}}$ | $R_{L}=1 \mathrm{M} \Omega$ |  | $\pm 2.45$ |  | V |
| Common-Mode Rejection Ratio | CMRR | (Note 3) | MAX406A, MAX409A | 66 |  | dB |
|  |  |  | MAX406B, MAX407 <br> MAX409B, MAX41_ | 60 |  |  |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{I N}=0 \mathrm{~V}, \\ & V+=2.5 \mathrm{~V} \text { to } 7.5 \mathrm{~V} \end{aligned}$ | MAX406A, MAX409A |  | 150 | $\mu \vee N$ |
|  |  |  | MAX406B, MAX409B |  | 450 |  |
|  |  |  | MAX407, MAX41_ |  | 800 |  |
| Supply Current Per Amplifier | ISY |  |  |  | 1.7 | $\mu \mathrm{A}$ |
| Output Sink Current | Iosink | VOUT $=$ OV |  | 40 |  | $\mu \mathrm{A}$ |
| Output Source Ciurrent | losource | VOUT $=$ OV |  | 250 |  | $\mu \mathrm{A}$ |

$\qquad$

## 1．2 4 A Max，Single／Dual／Quad， Single－Supply Op Amps

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ，unless otherwise noted．）

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | Vos | MAX406A，MAX409A |  |  | 1.5 | mV |
|  |  | MAX406B，MAX409B |  |  | 4.0 |  |
|  |  | MAX407，MAX417 |  |  | 5.0 |  |
|  |  | MAX418，MAX419 |  |  | 6.0 |  |
| Offset－Voltage Tempco | TCvos | MAX406A，MAX409A，100\％drift tested |  |  | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ | $V_{C M}=O V$ |  |  | 1.0 | nA |
| Large－Signal Voltage Gain | Avol | $\begin{aligned} & R_{L}=1 \mathrm{M} \Omega, \\ & \text { VOUT }= \pm 2 \mathrm{~V} \end{aligned}$ | MAX406A，MAX409A | 10 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | MAX406B，MAX407， MAX409B，MAX41＿ | 5 |  |  |
|  |  | $R_{L}=1 \mathrm{M} \Omega, \mathrm{V}_{\text {OUT }}= \pm 4 \mathrm{~V}, \mathrm{~V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}$ |  | 10 |  |  |
| Output Voltage Swing | Vo | $R_{L}=1 \mathrm{M} \Omega$ |  | $\pm 2.45$ |  | V |
| Common－Mode Rejection Ratio | CMRR | （Note 3） | MAX406A，MAX409A | 66 |  | dB |
|  |  |  | MAX406B，MAX407． MAX409B，MAX41＿ | 60 |  |  |
| Power－Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{I N}=0 \mathrm{~V} \\ & V+=2.5 \mathrm{~V} \text { to } 7.5 \mathrm{~V} \end{aligned}$ | MAX406A，MAX409A |  | 150 | $\mu \mathrm{V} / \mathrm{N}$ |
|  |  |  | MAX406B，MAX409B |  | 450 |  |
|  |  |  | MAX $407, \mathrm{MAX41}$ |  | 800 |  |
| Supply Current Per Amplifier | ISY |  |  |  | 2.0 | $\mu \mathrm{A}$ |
| Output Sink Current | losink | VOUT $=$ OV |  | 20 |  | $\mu \mathrm{A}$ |
| Output Source Current | Iosource | VOUT $=$ OV |  | 200 |  | $\mu \mathrm{A}$ |

Note 2：Production－automated test equipment cannot resolve input bias currents below 1pA．Lab equipment has shown the MAX40＿，MAX41＿typical input bias currents below 0.1 pA ．
Note 3：MAX406A／MAX409A：$V_{C M}=V_{-}$to $(V+-1.1 V)$ ．MAX407，MAX41＿$V_{C M}=V-$ to $(V+-1.2 V)$ ．
$\qquad$

## 1.2 $\mu$ A Max, Single/Dual/Quad, Single-Supply Op Amps



6

## 1.2 $\mu$ A Max, Single/Dual/Quad, Single-Supply Op Amps

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted).


## 1.2 $\mu$ A Max, Single/Dual/Quad, Single-Supply Op Amps



NONINVERTING, AVCL $=$ TVN,
$V_{S U P P L Y}= \pm 2.5 \mathrm{~V}, \mathrm{LOAD}=1 \mathrm{M} \Omega \| 250 \mathrm{pF}$
MAX406/MAX407/MAX418 SMALL-SIGNAL TRANSIENT RESPONSE


NONINVERTING, AVCL $=1 V N$,
$V_{\text {SUPPLY }}= \pm 2.5 \mathrm{~V}, \mathrm{LOAD}=1 \mathrm{M} \Omega \| 250 \mathrm{pF}$


NONINVERTING, AVCL $=1 V N$,
$V_{S U P P L Y}= \pm 2.5 \mathrm{~V}, \operatorname{LOAD}=1 \mathrm{M} \Omega \| 1000 \mathrm{pF}$
MAX406/MAX407/MAX418 SMAL-SIGNAL TRAMSIENT RESPOMSE


NONINVERTING, AVCL $=1 \mathrm{~V} N$, $V_{S U P P L Y}= \pm 2.5 \mathrm{~V}, \mathrm{LOAD}=1 \mathrm{M} \Omega \| 1000 \mathrm{pF}$

MAX406 (DECOMPENSATED MODE) LARGE-SIGNAL TRAMSIENT RESPONSE

$V_{S U P P L Y}= \pm 2.5 \mathrm{~V}, \mathrm{AVCL}=2 \mathrm{VN}$, $L O A D=1 M \Omega \| 15 p$

MAX406 (DECOMPENSATED MODE) SMALL-SIGMAL TRANSIENT RESPONSE


AVCL $=10 \mathrm{~V} \mathrm{~N}$
$V_{\text {SUPPLY }}= \pm 2.5 \mathrm{~V}$, LOAD $=1 M \Omega \| 1000 \mathrm{pF}$

$A V=10 \mathrm{~V} N, V_{S U P P L Y}= \pm 2.5 \mathrm{~V}, L O A D=1 M \Omega \| 10 \mathrm{FF}$

MAX409/MAX417/MaX419 SMALL-SIGNAL TRANSIEWT RESPONSE

$A V=10 V N, V_{S U P P L Y}=+2.5 V, L 0 A D=1 M \Omega \Omega \| 110 \mathrm{pF}$
$\qquad$

# 1.2 4 Max, Single/Dual/Quad, Single-Supply Op Amps 

Typical Operating Characteristics (continued)


### 1.2 4 Max, Single/Dual/Quad, Single-Supply Op Amps



Figure 1. Offset-Voltage Adjustment

## Applications Information

Trimming Voltage Offset The MAX406/MAX409's typical input offset voltage is between 0.25 mV and 0.75 mV , depending on the grade. If the application requires additional offset adjustment, connect a $100 \mathrm{k} \Omega$ trim pot between pins 1,5 , and 7 for the MAX406/MAX409 (Figure 1). The dual and quad amplifiers' offset voltages are not adjustable.

Input Overdrive vs. Supply Current The supply current of the MAX406/MAX407/MAX409/ MAX417-MAX419 remains relatively constant over the supply range if the amplifier output is not overdriven to the negative supply rail. For example, when connecting the amplifier as a comparator and applying a -100 mV input overdrive, supply current rises above the $1 \mu \mathrm{~A}$ per amplifier typical value and varies with supply voltage. (see Supply Current vs. Supply Voltage in Overdrive, Typical Operating Characteristics).

Total Supply-Voltage Considerations Although the MAX406/MAX407/MAX409/MAX417MAX419 can operate with supply voltages between 2.5 V and 10 V , best performance is achieved with supply voltages below 7V. The Open-Loop Gain vs. Supply Voltage graph in the Typical Operating Characteristics shows how open-loop gain is reduced at voltages that exceed 7 V .

## Bandwidth

The MAX407/MAX418 are internally compensated for stable unity-gain operation, with an 8 kHz typical gain bandwidth. The MAX409/MAX417/MAX419 have a 150 kHz typical gain-bandwidth product and are stable with a gain of 10 V N or greater.


Figure 2. Compensation for Feedback Node Capacitance

The MAX406 operates in one of two modes. Floating BW or connecting BW to V - internally compensates the amplifier for stable unity-gain operation. Connecting BW to $V+$ reduces the compensation and allows the amplifier to be used at higher speeds. When operating in decompensated mode, the MAX406 is stable for closed loop gains $\geq 2 \mathrm{~V} / \mathrm{N}$, with a 40 kHz typical gain bandwidth and a $20 \mathrm{~V} / \mathrm{ms}$ typical slew rate.

## Stability

Unlike other industry-standard micropower CMOS op amps, the MAX406/MAX407/MAX409/MAX417-MAX419 maintain stability in their minimum gain configuration while driving heavy capacitive loads, as demonstrated in the Percent Overshoot vs. Capacitive Load graph in the Typical Operating Characteristics.
Although this product family is primarily designed for low-frequency applications, good layout is extremely important. This is because low power requirements demand high-impedance circuits. A $10 \mathrm{M} \Omega$ impedance and a 1 pF capacitance will provide a breakpoint at approximately 16 kHz , which is near the amplifier's bandwidth. The layout should minimize stray capacitance at the amplifier's inputs. However, some stray capacitance may be unavoidable, and it may be necessary to add a 2 pF to 10 pF capacitor across the feedback resistor as shown in Figure 2. Select the smallest capacitor value that insures stability.

## Typical Application Circuits

## Buffered pH Probe Allows Low-Cost Cable

The MAX406 has less than 20pA input leakage current over the commercial temperature range, and is typically less than $100 \not \mathrm{~A}$ at $+25^{\circ} \mathrm{C}$. These characteristics are ideal for buffering pH probes and a variety of other high output impedance chemical sensors. The circuit in

# 1.2 $\mu$ A Max, Single/Dual/Quad, Single-Supply Op Amps 



Figure 3. Buffered pH Probe Allows Low-Cost Cable

Figure 3 eliminates expensive low-leakage cables that often connect pH probes to meters. A MAX406 and a lithium battery are included in the probe housing. A conventional low-cost coaxial cable carries the buffered pH signal to the MAX131 A/D converter. In most cases, the probe assembly's battery life exceeds the functional life of the probe itself.

Micropower, 4-Channel Simultaneous Sample-and-Hold
Switch leakage and buffer input bias current in sample and hold circuits limit performance by discharging the signal voltage on the hold capacitor (an effect called "droop"). The 2pA typical room temperature leakage current for the MAX327 and 100fA typical input bias current for the MAX407 translates to a typical droop rate of $200 \mu \mathrm{~V} / \mathrm{sec}$ for Figure 4 's circuit. Another advantage is low power consumption. The MAX327 guarantees no more than $250 \mu \mathrm{~A}$ supply current with $\pm 15 \mathrm{~V}$ supplies, but most of this is drawn by internal logiclevel translators. By using rail-to-rail logic (CD4000, 74 COO , or 74 HCOO families) to drive $\mathrm{IN} 1-\mathrm{IN} 3$, the level
translators are turned off and the supply current falls well below $1 \mu \mathrm{~A}$ when the switches are off. This technique turns any Maxim switch or multiplexer into an ultra low-power device. Figure 4's circuit typically draws $6 \mu \mathrm{~A}$ with OV to 9 V logic input levels.

## Remotely Powered Sensor Amp

Figure 5 shows a simple 2 -wire current transmitter that uses no power at the transmitting end except from the transmitted signal itself. At the transmitter, a 0 V to 1 V input drives both a MAX406 and an NPN transistor connected as a voltage-controlled current sink. The OmA to 2 mA output is sent through a twisted pair to the receiver and develops a voltage across the receiver sense resistor R2. The resulting sense voltage is buffered by another MAX406, producing a OV to 1 V ground-referenced output signal. R1 and R2 should be well matched. The MAX406's supply current is added to the 0 mA to 2 mA signal, resulting in a $500 \mu \mathrm{~V}$ offset at the output. This offset, in addition to the MAX406's input offset, varies with temperature.

### 1.2 4 A Max, Single/Dual/Quad, Single-Supply Op Amps



Figure 5. Remotely Powered Sensor Amp

## 1.2 $\mu$ A Max, Single/Dual/Quad, Single-Supply Op Amps

## Negative Reference Circuit Draws Less Than 11 $\mu \mathrm{A}$

 By biasing a low-power, low-dropout reference (MAX872) so it sits in the feedback path of a MAX406. a precise -2.50 V reference is produced that requires no external components, as shown in Figure 6. This is superior to a standard inverting configuration, which requires two resistors that can add errors.Other advantages of this circuit are:

1. Maximum current drain is $11 \mu \mathrm{~A}$.
2. The output load is driven by the op amp so there is no degradation of voltage due to load regulation.
3. No compensation is needed for load capacitance.

The supplies do not have to be carefully regulated The positive supply can be as low as 1.1 V and the negative supply can be as little as 2.7 V .


Figure 6. Micropower, Low-Dropout Negative Reference

| PART | TEMP. RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX406ACPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX406BCPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX406ACSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX406BCSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX406C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX406AEPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX406BEPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX406AESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX406BESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX406AMJA | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 CERDIP |
| MAX406BMJA | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 CERDIP |
| MAX407CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX407CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX407C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX407EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX407ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX407MJA | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 CERDIP |
| MAX409ACPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX409BCPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX409ACSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX409BCSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX409BC/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX409AEPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX409BEPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX409AESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX409BESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX409AMJA | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 CERDIP |
| MAX409BMJA | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 CERDIP |
| MAX417CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX417CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX417C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX417EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX417ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX417MJA | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 CERDIP |
| MAX418CPD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 Plastic DIP |
| MAX418CSD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 SO |
| MAX418EPD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 Plastic DIP |
| MAX418ESD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 SO |
| MAX418MJD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 CERDIP |
| MAX419CPD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 Plastic DIP |
| MAX419CSD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 SO |
| MAX419EPD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 Plastic DIP |
| MAX419ESD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 SO |
| MAX419MJD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 CERDIP |

*Dice are specified at $+25^{\circ} \mathrm{C}$, DC parameters only.

### 1.2 4 Max, Single/Dual/Quad, Single-Supply Op Amps

## MAX406/MAX407/MAX409/MAX417-MAX419

$\qquad$ Pin Configurations


Chip Topographies


TRANSISTOR COUNT: 98; SUBSTRATE CONNECTED TO V+

### 1.2 4 A Max, Single/Dual/Quad, Single-Supply Op Amps

Package Information



| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.053 | 0.069 | 1.35 | 1.75 |
| A1 | 0.004 | 0.010 | 0.10 | 0.25 |
| B | 0.014 | 0.019 | 0.35 | 0.49 |
| C | 0.007 | 0.010 | 0.19 | 0.25 |
| D | 0.189 | 0.197 | 4.80 | 5.00 |
| E | 0.150 | 0.157 | 3.80 | 4.00 |
| e | 0.050 | BSC | 1.27 BSC |  |
| H | 0.228 | 0.244 | 5.80 | 6.20 |
| h | 0.010 | 0.020 | 0.25 | 0.50 |
| L | 0.016 | 0.050 | 0.40 | 1.27 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |


8-PIN PLASTIC
SMALL-OUTLINE
PACKAGE

### 1.2 4 A Max, Single/Dual/Quad, Single-Supply Op Amps



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent ilcenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 $\qquad$ Maxim Integrated Products, 120 San Gabrlel Drive, Sunnyvale, CA 94086 (408) 737-7600


[^0]:    * The TIA is designed with the nominal supply voltage of +3.3 V and -2 V . However, for the current samples, there is a slight mis-calculation in the diode voltage drop inside the TIA IC. As a consequence, the TIA performance will degrade when the negative supply voltage is higher than -1.9 V . Therefore, we are asking customers to use $-2.2 \mathrm{~V}( \pm 10 \%)$ for evaluation purpose. We will correct this problem before the $2^{\text {nd }}$ quarter of 2000.

[^1]:    $z z=05,08,09,12,15,18$ or 24
    A = Assembly Location
    L = Wafer Lot
    Y = Year
    WW = Work Week

[^2]:    National Semiconductor Europe

    Fax: +49 (0) 180-530 8586 Email: europe.support@nsc.com
    Deutsch Tel: +49 (0) 6995086208
    English Tel: +44 (0) 8702402171
    Français Tel: +33 (0) 141918790

